A fault-tolerant directory-based cache coherence protocol for CMP architectures. Fernández-Pascual, R., García, J., M., Acacio, M., E., & Duato, J. Proceedings of the International Conference on Dependable Systems and Networks, 2008.
abstract   bibtex   
Current technology trends of increased scale of integration are pushing CMOS technology into the deepsubmicron domain, enabling the creation of chips with a significantly greater number of transistors but also more prone to transient failures. Hence, computer architects will have to consider reliability as a prime concern for future chip-multiprocessor designs (CMPs). Since the interconnection network of future CMPs will use a significant portion of the chip real state, it will be especially affected by transient failures. We propose to deal with this kind of failures at the level of the cache coherence protocol instead of ensuring the reliability of the network itself. Particularly, we have extended a directory-based cache coherence protocol to ensure correct program semantics even in presence of transient failures in the interconnection network. Additionally, we show that our proposal has virtually no impact on execution time with respect to a non fault-tolerant protocol, and just entails modest hardware and network traffic overhead. © 2008 IEEE.
@article{
 title = {A fault-tolerant directory-based cache coherence protocol for CMP architectures},
 type = {article},
 year = {2008},
 identifiers = {[object Object]},
 pages = {267-276},
 id = {76a0665d-4884-32d9-9096-bd0320f31b4b},
 created = {2020-12-28T19:42:13.862Z},
 file_attached = {false},
 profile_id = {510a24b0-13c9-315d-ad34-c763f18f9d3e},
 group_id = {b2013bd2-d1ee-3382-aeb3-a063d2537a44},
 last_modified = {2020-12-28T19:42:13.862Z},
 read = {false},
 starred = {false},
 authored = {false},
 confirmed = {true},
 hidden = {false},
 citation_key = {Fernandez-Pascual2008},
 private_publication = {false},
 abstract = {Current technology trends of increased scale of integration are pushing CMOS technology into the deepsubmicron domain, enabling the creation of chips with a significantly greater number of transistors but also more prone to transient failures. Hence, computer architects will have to consider reliability as a prime concern for future chip-multiprocessor designs (CMPs). Since the interconnection network of future CMPs will use a significant portion of the chip real state, it will be especially affected by transient failures. We propose to deal with this kind of failures at the level of the cache coherence protocol instead of ensuring the reliability of the network itself. Particularly, we have extended a directory-based cache coherence protocol to ensure correct program semantics even in presence of transient failures in the interconnection network. Additionally, we show that our proposal has virtually no impact on execution time with respect to a non fault-tolerant protocol, and just entails modest hardware and network traffic overhead. © 2008 IEEE.},
 bibtype = {article},
 author = {Fernández-Pascual, Ricardo and García, José M. and Acacio, Manuel E. and Duato, José},
 journal = {Proceedings of the International Conference on Dependable Systems and Networks}
}
Downloads: 0