

i.e. L , V_{th} , T_{ox} etc. identical. These transistors can be replaced by a single transistor with equivalent width as $w_{eq, drawn}$, which can be calculated as follows:

$$w_{eq, eff.} = w_{1, eff} + w_{2, eff} \quad (11)$$

$$w_{eq, drawn} - 2.WINT = w_{1, drawn} - 2.WINT + w_{2, drawn} - 2.WINT \quad (12)$$

$$w_{eq, drawn} = w_{1, drawn} + w_{2, drawn} - 2.WINT \quad (13)$$

For N parallel transistors, this can be generalised as follows:

$$\begin{aligned} w_{eq, drawn} &= w_{1, drawn} + w_{2, drawn} \\ &+ \dots - 2.N.WINT + 2.WINT \\ &= w_{1, drawn} + w_{2, drawn} + \dots - 2.(N - 1).WINT \end{aligned}$$

Results: We have used 45 nm predictive technology mapping (PTM) model file for all simulations presented in this Letter. We use LS-SVM toolbox in MATLAB for support vector machine (SVM) training. Inter-die and intra-die variations were considered on three process parameters, length (L), threshold voltage (V_{th}) and oxide thickness (T_{ox}), with Gaussian distribution ($3\sigma = 10\%$). Supply voltage (0.6–1.2 V) and temperature (0–100°C) and width (45–200 nm) were sampled with uniform distribution. RBF kernel is used with 5000 training and 500 testing samples to accurately train and test SVM-based leakage power models. We simulated the AOI22 gate and OAI22 gate across all input vector combinations in order to compare the accuracy with the approach in [2]. Table 1 shows that the training and testing correlation coefficient is greater than 0.99 which shows the higher accuracy of our model. Significant improvement in runtime using our model has been achieved and is compared to SPICE-runtime for 5000 Monte Carlo simulations. Table 2 shows that our approach has less than 0.5% error across all input vector combinations compared to $\sim 15\%$ for both AOI22 and OAI22 gates using the approach in [2]. In Fig. 2, we compare the error in estimating the subthreshold leakage current for increasing the number of ‘OFF’ parallel NMOS transistors. Even when the number of parallel transistors is large, our proposed model incurs less than 0.15% error compared to larger than 25% error using the model of [2] for 10 parallel ‘OFF’ transistors. Similarly, for PMOS transistors, our model incurs very little error compared to the error of the model in [2].




Fig. 2 Comparison of error in leakage current between [2] and our approach for varying number of ‘OFF’ NMOS transistors

Table 1: Training, testing error for NMOS stacks and SVM simulation time for 5000 MC samples

Model	Training time (s)	Training/testing corr. coefficient	SPICE/SVM time (s)	Speedup
n4/0	81.3595	0.9998/0.9998	105.36/5.6670	19×
n3/0	24.9007	0.9995/0.9990	82.90/5.4690	15×
n2/0	13.9523	0.9988/0.9906	62.06/5.2831	12×
n1/0	10.2730	0.9994/0.9992	53.55/5.0358	11×

Table 2: Comparison of percentage error in leakage current between our approach and [2] for AOI22 and OAI22 gate

Input	AOI22			OAI22		
	Leakage (nA)	[2]	Ours	Leakage (nA)	[2]	Ours
0	0.178	0.001	0.001	0.177	13.53	0.593
1	1.418	0.001	0.001	2.475	12.68	0.024
2	3.669	0.052	0.052	2.475	12.68	0.024
3	1.352	14.17	0.089	2.659	14.27	0.075
4	1.418	0.001	0.001	7.149	14.51	0.203
5	2.659	0.004	0.004	1.352	0.012	0.012
6	4.908	0.072	0.072	3.072	0.016	0.016
7	1.238	12.21	0.113	0.701	0.003	0.003
8	3.669	0.052	0.052	7.149	14.51	0.203
9	4.908	0.072	0.072	3.072	0.016	0.016
10	7.154	0.137	0.137	4.792	0.027	0.027
11	1.238	12.21	0.113	2.422	0.012	0.012
12	4.792	14.39	0.086	7.154	14.52	0.197
13	4.783	14.34	0.094	0.701	0.003	0.003
14	4.783	14.34	0.094	2.422	0.012	0.012
15	0.049	13.47	0.416	0.051	0.001	0.001

Conclusion: We have presented the SVM-based macromodel to predict the subthreshold leakage power of CMOS logic gates. About 30 stacks have been modelled to predict the leakage power of simple gates and gates containing parallel transistor stacks. Our experiments show that our methodology predicts the leakage power efficiently with significantly less error compared to the existing methodologies. It is highly desirable to consider the manufacturing variations in width while calculating the effective width of parallel transistors with the same input. Since we have modelled the leakage power under full variations in process–voltage–temperature–width space, the developed macromodel is a generalised model which efficiently predicts the leakage power of a gate under the effects of variations.

© The Institution of Engineering and Technology 2013

19 December 2012

doi: 10.1049/el.2012.4311

One or more of the Figures in this Letter are available in colour online.

L. Garg and V. Sahula (Department of ECE, MNIT, Jaipur, India)

E-mail: lokesh_garg20@yahoo.co.in

References

- Viraraghavan, J.: ‘Statistical leakage analysis framework using artificial neural networks considering process and environmental variations’, PhD thesis, Indian Institute of Science (IISc), 2011
- Al-Hertani, H., Al-Khalili, D., and Rozon, C.: ‘Static power estimation of CMOS logic blocks in a library free design environment’, *Int. J. Des. Anal. Tools Integr. Circuits Syst.*, 2011, **1**, (1), pp. 41–52
- Muker, M., and Shams, M.: ‘Designing digital subthreshold CMOS circuits using parallel transistor stacks’, *Electron. Lett.*, 2011, **47**, (6), pp.372–374
- Tanvir Hasan Morshed *et al.*: ‘BSIM4.6.1 MOSFET model - user’s manual. Technical report’, University of California, Berkeley, 2011