\n
\n\n \n \n \n \n \n \n CNOT circuit extraction for topologically-constrained quantum memories.\n \n \n \n \n\n\n \n Kissinger, A.; and Meijer-van de Griend, A.\n\n\n \n\n\n\n
Quantum Information and Computation, 20(7&8): 581–596. 2020.\n
\n\n
\n\n
\n\n
\n\n \n \n paper\n \n \n\n \n\n \n link\n \n \n\n bibtex\n \n\n \n \n \n abstract \n \n\n \n \n \n 1 download\n \n \n\n \n \n \n \n \n \n \n\n \n \n \n\n\n\n
\n
@article{1904.00633,\r\nAuthor = {Kissinger, Aleks and Meijer-van de Griend, Arianne},\r\nTitle = {CNOT circuit extraction for topologically-constrained quantum memories},\r\njournal={Quantum Information and Computation},\r\nvolume={20},\r\nnumber={7\\&8},\r\npages={581--596},\r\nyear={2020},\r\n%note = {Also presented at QPL 2019, Chapman University (Orange, USA)},\r\nurl_Paper = {http://www.rintonpress.com/xxqic20/qic-20-78/0581-0596.pdf},\r\nabstract = {Many physical implementations of quantum computers impose stringent\r\nmemory constraints in which 2-qubit operations can only be performed between\r\nqubits which are nearest neighbours in a lattice or graph structure. Hence, before\r\na computation can be run on such a device, it must be mapped onto the physical\r\narchitecture. That is, logical qubits must be assigned physical locations in the\r\nquantum memory, and the circuit must be replaced by an equivalent one containing\r\nonly operations between nearest neighbours. In this paper, we give a new technique\r\nfor quantum circuit mapping (a.k.a. routing), based on Gaussian elimination\r\nconstrained to certain optimal spanning trees called Steiner trees. We give a reference\r\nimplementation of the technique for CNOT circuits and show that it significantly outperforms general-purpose routines on CNOT circuits. We then comment on how the\r\ntechnique can be extended straightforwardly to the synthesis of CNOT+Rz circuits and\r\nas a modification to a recently-proposed circuit simplification/extraction procedure for\r\ngeneric circuits based on the ZX-calculus.\r\n}\r\n}\r\n\r\n
\n
\n\n\n
\n Many physical implementations of quantum computers impose stringent memory constraints in which 2-qubit operations can only be performed between qubits which are nearest neighbours in a lattice or graph structure. Hence, before a computation can be run on such a device, it must be mapped onto the physical architecture. That is, logical qubits must be assigned physical locations in the quantum memory, and the circuit must be replaced by an equivalent one containing only operations between nearest neighbours. In this paper, we give a new technique for quantum circuit mapping (a.k.a. routing), based on Gaussian elimination constrained to certain optimal spanning trees called Steiner trees. We give a reference implementation of the technique for CNOT circuits and show that it significantly outperforms general-purpose routines on CNOT circuits. We then comment on how the technique can be extended straightforwardly to the synthesis of CNOT+Rz circuits and as a modification to a recently-proposed circuit simplification/extraction procedure for generic circuits based on the ZX-calculus. \n
\n\n\n
\n
\n\n \n \n \n \n \n \n Architecture-aware synthesis of phase polynomials for NISQ devices.\n \n \n \n \n\n\n \n Meijer-van de Griend, A.; and Duncan, R.\n\n\n \n\n\n\n
arXiv preprint arXiv:2004.06052. 2020.\n
To appear in proceedings of QPL 2020 conference\n\n
\n\n
\n\n
\n\n \n \n paper\n \n \n \n link\n \n \n\n \n\n \n link\n \n \n\n bibtex\n \n\n \n \n \n abstract \n \n\n \n\n \n \n \n \n \n \n \n\n \n \n \n\n\n\n
\n
@article{2004.06052,\r\n title={Architecture-aware synthesis of phase polynomials for NISQ devices},\r\n author={Meijer-van de Griend, Arianne and Duncan, Ross},\r\n journal={arXiv preprint arXiv:2004.06052},\r\n year={2020},\r\n note={To appear in proceedings of QPL 2020 conference},\r\n url_Paper = {https://arxiv.org/pdf/2004.06052.pdf},\r\n url_Link = {https://www.youtube.com/watch?v=uOAA0nbh9MI},\r\n abstract = {We propose a new algorithm to synthesise quantum circuits for phase polynomials, which takes\r\n into account the qubit connectivity of the quantum computer. We focus on the architectures\r\n of currently available NISQ devices. Our algorithm generates circuits with a smaller CNOT\r\n depth than the algorithms currently used in Staq and t|ket>, while improving the runtime\r\n with respect the former.}\r\n}
\n
\n\n\n
\n We propose a new algorithm to synthesise quantum circuits for phase polynomials, which takes into account the qubit connectivity of the quantum computer. We focus on the architectures of currently available NISQ devices. Our algorithm generates circuits with a smaller CNOT depth than the algorithms currently used in Staq and t|ket>, while improving the runtime with respect the former.\n
\n\n\n