Error-tolerant bit generation techniques for use with a hardware-embedded path delay PUF. Aarestad, J., Plusquellic, J., & Acharyya, D. In 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013, Austin, TX, USA, June 2-3, 2013, pages 151--158, 2013.
Paper doi bibtex @inproceedings{DBLP:conf/host/AarestadPA13,
author = {Jim Aarestad and
Jim Plusquellic and
Dhruva Acharyya},
title = {Error-tolerant bit generation techniques for use with a hardware-embedded
path delay {PUF}},
booktitle = {2013 {IEEE} International Symposium on Hardware-Oriented Security
and Trust, {HOST} 2013, Austin, TX, USA, June 2-3, 2013},
pages = {151--158},
year = {2013},
crossref = {DBLP:conf/host/2013},
url = {http://dx.doi.org/10.1109/HST.2013.6581581},
doi = {10.1109/HST.2013.6581581},
timestamp = {Thu, 23 Oct 2014 17:07:54 +0200},
biburl = {http://dblp.dagstuhl.de/rec/bib/conf/host/AarestadPA13},
bibsource = {dblp computer science bibliography, http://dblp.org}
}
Downloads: 0
{"_id":"Wgc7ewJ5pxnSqs6PY","bibbaseid":"aarestad-plusquellic-acharyya-errortolerantbitgenerationtechniquesforusewithahardwareembeddedpathdelaypuf-2013","downloads":0,"creationDate":"2017-02-07T17:35:04.040Z","title":"Error-tolerant bit generation techniques for use with a hardware-embedded path delay PUF","author_short":["Aarestad, J.","Plusquellic, J.","Acharyya, D."],"year":2013,"bibtype":"inproceedings","biburl":"http://dblp.org/pers/tb2/a/Aarestad:Jim","bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Jim"],"propositions":[],"lastnames":["Aarestad"],"suffixes":[]},{"firstnames":["Jim"],"propositions":[],"lastnames":["Plusquellic"],"suffixes":[]},{"firstnames":["Dhruva"],"propositions":[],"lastnames":["Acharyya"],"suffixes":[]}],"title":"Error-tolerant bit generation techniques for use with a hardware-embedded path delay PUF","booktitle":"2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013, Austin, TX, USA, June 2-3, 2013","pages":"151--158","year":"2013","crossref":"DBLP:conf/host/2013","url":"http://dx.doi.org/10.1109/HST.2013.6581581","doi":"10.1109/HST.2013.6581581","timestamp":"Thu, 23 Oct 2014 17:07:54 +0200","biburl":"http://dblp.dagstuhl.de/rec/bib/conf/host/AarestadPA13","bibsource":"dblp computer science bibliography, http://dblp.org","bibtex":"@inproceedings{DBLP:conf/host/AarestadPA13,\n author = {Jim Aarestad and\n Jim Plusquellic and\n Dhruva Acharyya},\n title = {Error-tolerant bit generation techniques for use with a hardware-embedded\n path delay {PUF}},\n booktitle = {2013 {IEEE} International Symposium on Hardware-Oriented Security\n and Trust, {HOST} 2013, Austin, TX, USA, June 2-3, 2013},\n pages = {151--158},\n year = {2013},\n crossref = {DBLP:conf/host/2013},\n url = {http://dx.doi.org/10.1109/HST.2013.6581581},\n doi = {10.1109/HST.2013.6581581},\n timestamp = {Thu, 23 Oct 2014 17:07:54 +0200},\n biburl = {http://dblp.dagstuhl.de/rec/bib/conf/host/AarestadPA13},\n bibsource = {dblp computer science bibliography, http://dblp.org}\n}\n\n","author_short":["Aarestad, J.","Plusquellic, J.","Acharyya, D."],"key":"DBLP:conf/host/AarestadPA13","id":"DBLP:conf/host/AarestadPA13","bibbaseid":"aarestad-plusquellic-acharyya-errortolerantbitgenerationtechniquesforusewithahardwareembeddedpathdelaypuf-2013","role":"author","urls":{"Paper":"http://dx.doi.org/10.1109/HST.2013.6581581"},"downloads":0},"search_terms":["error","tolerant","bit","generation","techniques","use","hardware","embedded","path","delay","puf","aarestad","plusquellic","acharyya"],"keywords":[],"authorIDs":[],"dataSources":["bnxuFYbeEJ6iQneQ6"]}