@inproceedings{conf/reconfig/AbdelsalamBDLC18,
  added-at = {2019-02-17T00:00:00.000+0100},
  author = {Abdelsalam, Ahmed M. and Boulet, Felix and Demers, Gabriel and Langlois, J. M. Pierre and Cheriet, Farida},
  biburl = {https://www.bibsonomy.org/bibtex/23408afd0dad4d0b9dad17ce28f0de746/dblp},
  booktitle = {ReConFig},
  crossref = {conf/reconfig/2018},
  editor = {Andrews, David and Cumplido, René and Feregrino, Claudia and Stroobandt, Dirk},
  ee = {https://doi.org/10.1109/RECONFIG.2018.8641735},
  interhash = {4e2ed50b36612d96d79e0243dee453d7},
  intrahash = {3408afd0dad4d0b9dad17ce28f0de746},
  isbn = {978-1-7281-1968-7},
  keywords = {dblp},
  pages = {1-6},
  publisher = {IEEE},
  timestamp = {2019-10-17T15:40:56.000+0200},
  title = {An Efficient FPGA-based Overlay Inference Architecture for Fully Connected DNNs.},
  url = {http://dblp.uni-trier.de/db/conf/reconfig/reconfig2018.html#AbdelsalamBDLC18},
  year = 2018
}

{"_id":"y6rhXhxFNGAZHgocs","bibbaseid":"abdelsalam-boulet-demers-langlois-cheriet-anefficientfpgabasedoverlayinferencearchitectureforfullyconnecteddnns-2018","authorIDs":[],"author_short":["Abdelsalam, A. M.","Boulet, F.","Demers, G.","Langlois, J. M. P.","Cheriet, F."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2019-02-17T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Abdelsalam"],"firstnames":["Ahmed","M."],"suffixes":[]},{"propositions":[],"lastnames":["Boulet"],"firstnames":["Felix"],"suffixes":[]},{"propositions":[],"lastnames":["Demers"],"firstnames":["Gabriel"],"suffixes":[]},{"propositions":[],"lastnames":["Langlois"],"firstnames":["J.","M.","Pierre"],"suffixes":[]},{"propositions":[],"lastnames":["Cheriet"],"firstnames":["Farida"],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/23408afd0dad4d0b9dad17ce28f0de746/dblp","booktitle":"ReConFig","crossref":"conf/reconfig/2018","editor":[{"propositions":[],"lastnames":["Andrews"],"firstnames":["David"],"suffixes":[]},{"propositions":[],"lastnames":["Cumplido"],"firstnames":["René"],"suffixes":[]},{"propositions":[],"lastnames":["Feregrino"],"firstnames":["Claudia"],"suffixes":[]},{"propositions":[],"lastnames":["Stroobandt"],"firstnames":["Dirk"],"suffixes":[]}],"ee":"https://doi.org/10.1109/RECONFIG.2018.8641735","interhash":"4e2ed50b36612d96d79e0243dee453d7","intrahash":"3408afd0dad4d0b9dad17ce28f0de746","isbn":"978-1-7281-1968-7","keywords":"dblp","pages":"1-6","publisher":"IEEE","timestamp":"2019-10-17T15:40:56.000+0200","title":"An Efficient FPGA-based Overlay Inference Architecture for Fully Connected DNNs.","url":"http://dblp.uni-trier.de/db/conf/reconfig/reconfig2018.html#AbdelsalamBDLC18","year":"2018","bibtex":"@inproceedings{conf/reconfig/AbdelsalamBDLC18,\n added-at = {2019-02-17T00:00:00.000+0100},\n author = {Abdelsalam, Ahmed M. and Boulet, Felix and Demers, Gabriel and Langlois, J. M. Pierre and Cheriet, Farida},\n biburl = {https://www.bibsonomy.org/bibtex/23408afd0dad4d0b9dad17ce28f0de746/dblp},\n booktitle = {ReConFig},\n crossref = {conf/reconfig/2018},\n editor = {Andrews, David and Cumplido, René and Feregrino, Claudia and Stroobandt, Dirk},\n ee = {https://doi.org/10.1109/RECONFIG.2018.8641735},\n interhash = {4e2ed50b36612d96d79e0243dee453d7},\n intrahash = {3408afd0dad4d0b9dad17ce28f0de746},\n isbn = {978-1-7281-1968-7},\n keywords = {dblp},\n pages = {1-6},\n publisher = {IEEE},\n timestamp = {2019-10-17T15:40:56.000+0200},\n title = {An Efficient FPGA-based Overlay Inference Architecture for Fully Connected DNNs.},\n url = {http://dblp.uni-trier.de/db/conf/reconfig/reconfig2018.html#AbdelsalamBDLC18},\n year = 2018\n}\n\n","author_short":["Abdelsalam, A. M.","Boulet, F.","Demers, G.","Langlois, J. M. P.","Cheriet, F."],"editor_short":["Andrews, D.","Cumplido, R.","Feregrino, C.","Stroobandt, D."],"key":"conf/reconfig/AbdelsalamBDLC18","id":"conf/reconfig/AbdelsalamBDLC18","bibbaseid":"abdelsalam-boulet-demers-langlois-cheriet-anefficientfpgabasedoverlayinferencearchitectureforfullyconnecteddnns-2018","role":"author","urls":{"Link":"https://doi.org/10.1109/RECONFIG.2018.8641735","Paper":"http://dblp.uni-trier.de/db/conf/reconfig/reconfig2018.html#AbdelsalamBDLC18"},"keyword":["dblp"],"downloads":0},"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/boulet?items=1000","creationDate":"2020-09-09T04:24:37.545Z","downloads":0,"keywords":["dblp"],"search_terms":["efficient","fpga","based","overlay","inference","architecture","fully","connected","dnns","abdelsalam","boulet","demers","langlois","cheriet"],"title":"An Efficient FPGA-based Overlay Inference Architecture for Fully Connected DNNs.","year":2018,"dataSources":["ShY5NDPH2Keh9pphq"]}