{"_id":"RaeY4ueRnQMiPkAQn","bibbaseid":"adiono-meliolla-setiawan-harimurti-designofneuralnetworkarchitectureusingsystolicarrayimplementedinverilogcode-2018","author_short":["Adiono, T.","Meliolla, G.","Setiawan, E.","Harimurti, S."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","title":"Design of Neural Network Architecture using Systolic Array Implemented in Verilog Code","doi":"10.1109/ISESD.2018.8605478","booktitle":"2018 International Symposium on Electronics and Smart Devices (ISESD)","author":[{"propositions":[],"lastnames":["Adiono"],"firstnames":["T."],"suffixes":[]},{"propositions":[],"lastnames":["Meliolla"],"firstnames":["G."],"suffixes":[]},{"propositions":[],"lastnames":["Setiawan"],"firstnames":["E."],"suffixes":[]},{"propositions":[],"lastnames":["Harimurti"],"firstnames":["S."],"suffixes":[]}],"month":"October","year":"2018","keywords":"Arrays, Artificial neural networks, Biological neural networks, Computational modeling, Hardware design languages, Mathematical model, Verilog, Verilog code, artificial neural network, dependency graph, graph theory, hardware description languages, iterative methods, multilayer perceptrons, neural net architecture, neural network architecture, recursive iterative algorithm, systolic array, systolic arrays, three-layer perceptron","pages":"1–4","author_short":["Adiono, T.","Meliolla, G.","Setiawan, E.","Harimurti, S."],"key":"adiono_design_2018","id":"adiono_design_2018","bibbaseid":"adiono-meliolla-setiawan-harimurti-designofneuralnetworkarchitectureusingsystolicarrayimplementedinverilogcode-2018","role":"author","urls":{},"keyword":["Arrays","Artificial neural networks","Biological neural networks","Computational modeling","Hardware design languages","Mathematical model","Verilog","Verilog code","artificial neural network","dependency graph","graph theory","hardware description languages","iterative methods","multilayer perceptrons","neural net architecture","neural network architecture","recursive iterative algorithm","systolic array","systolic arrays","three-layer perceptron"],"metadata":{"authorlinks":{}},"html":""},"bibtype":"inproceedings","biburl":"https://bibbase.org/zotero/guptasonal","dataSources":["oirhNxAwKSWu4c3pk"],"keywords":["arrays","artificial neural networks","biological neural networks","computational modeling","hardware design languages","mathematical model","verilog","verilog code","artificial neural network","dependency graph","graph theory","hardware description languages","iterative methods","multilayer perceptrons","neural net architecture","neural network architecture","recursive iterative algorithm","systolic array","systolic arrays","three-layer perceptron"],"search_terms":["design","neural","network","architecture","using","systolic","array","implemented","verilog","code","adiono","meliolla","setiawan","harimurti"],"title":"Design of Neural Network Architecture using Systolic Array Implemented in Verilog Code","year":2018}