An Approach to Multi-core Functional Gate-Level Simulation Minimizing Synchronization and Communication Overheads. Ahmad, T. B. & Ciesielski, M. J. In MTV, pages 77-82, 2013. IEEE Computer Society. Link Paper bibtex @inproceedings{conf/mtv/AhmadC13,
added-at = {2017-05-21T00:00:00.000+0200},
author = {Ahmad, Tariq Bashir and Ciesielski, Maciej J.},
biburl = {https://www.bibsonomy.org/bibtex/24049d56ec6f42651059e0d47a175f214/dblp},
booktitle = {MTV},
crossref = {conf/mtv/2013},
ee = {http://doi.ieeecomputersociety.org/10.1109/MTV.2013.20},
interhash = {1a643ae1a2af79930ab50c1e8f9de6ed},
intrahash = {4049d56ec6f42651059e0d47a175f214},
isbn = {978-1-4799-3246-7},
keywords = {dblp},
pages = {77-82},
publisher = {IEEE Computer Society},
timestamp = {2019-10-17T13:25:58.000+0200},
title = {An Approach to Multi-core Functional Gate-Level Simulation Minimizing Synchronization and Communication Overheads.},
url = {http://dblp.uni-trier.de/db/conf/mtv/mtv2013.html#AhmadC13},
year = 2013
}
Downloads: 0
{"_id":"uZAkN9cM95sJxwGak","bibbaseid":"ahmad-ciesielski-anapproachtomulticorefunctionalgatelevelsimulationminimizingsynchronizationandcommunicationoverheads-2013","authorIDs":["5dcdc5f178619fde010000b3"],"author_short":["Ahmad, T. B.","Ciesielski, M. J."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2017-05-21T00:00:00.000+0200","author":[{"propositions":[],"lastnames":["Ahmad"],"firstnames":["Tariq","Bashir"],"suffixes":[]},{"propositions":[],"lastnames":["Ciesielski"],"firstnames":["Maciej","J."],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/24049d56ec6f42651059e0d47a175f214/dblp","booktitle":"MTV","crossref":"conf/mtv/2013","ee":"http://doi.ieeecomputersociety.org/10.1109/MTV.2013.20","interhash":"1a643ae1a2af79930ab50c1e8f9de6ed","intrahash":"4049d56ec6f42651059e0d47a175f214","isbn":"978-1-4799-3246-7","keywords":"dblp","pages":"77-82","publisher":"IEEE Computer Society","timestamp":"2019-10-17T13:25:58.000+0200","title":"An Approach to Multi-core Functional Gate-Level Simulation Minimizing Synchronization and Communication Overheads.","url":"http://dblp.uni-trier.de/db/conf/mtv/mtv2013.html#AhmadC13","year":"2013","bibtex":"@inproceedings{conf/mtv/AhmadC13,\n added-at = {2017-05-21T00:00:00.000+0200},\n author = {Ahmad, Tariq Bashir and Ciesielski, Maciej J.},\n biburl = {https://www.bibsonomy.org/bibtex/24049d56ec6f42651059e0d47a175f214/dblp},\n booktitle = {MTV},\n crossref = {conf/mtv/2013},\n ee = {http://doi.ieeecomputersociety.org/10.1109/MTV.2013.20},\n interhash = {1a643ae1a2af79930ab50c1e8f9de6ed},\n intrahash = {4049d56ec6f42651059e0d47a175f214},\n isbn = {978-1-4799-3246-7},\n keywords = {dblp},\n pages = {77-82},\n publisher = {IEEE Computer Society},\n timestamp = {2019-10-17T13:25:58.000+0200},\n title = {An Approach to Multi-core Functional Gate-Level Simulation Minimizing Synchronization and Communication Overheads.},\n url = {http://dblp.uni-trier.de/db/conf/mtv/mtv2013.html#AhmadC13},\n year = 2013\n}\n\n","author_short":["Ahmad, T. B.","Ciesielski, M. J."],"key":"conf/mtv/AhmadC13","id":"conf/mtv/AhmadC13","bibbaseid":"ahmad-ciesielski-anapproachtomulticorefunctionalgatelevelsimulationminimizingsynchronizationandcommunicationoverheads-2013","role":"author","urls":{"Link":"http://doi.ieeecomputersociety.org/10.1109/MTV.2013.20","Paper":"http://dblp.uni-trier.de/db/conf/mtv/mtv2013.html#AhmadC13"},"keyword":["dblp"],"downloads":0,"html":""},"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/Maciej ciesielski?items=1000","creationDate":"2019-11-14T21:24:01.406Z","downloads":0,"keywords":["dblp"],"search_terms":["approach","multi","core","functional","gate","level","simulation","minimizing","synchronization","communication","overheads","ahmad","ciesielski"],"title":"An Approach to Multi-core Functional Gate-Level Simulation Minimizing Synchronization and Communication Overheads.","year":2013,"dataSources":["4afdeGY8cGceGP6Kx"]}