A secure camouflaged logic family using post-manufacturing programming with a 3.6GHz adder prototype in 65nm CMOS at 1V nominal VDD. Akkaya, N. E. C., Erbagci, B., & Mai, K. In 2018 IEEE International Solid - State Circuits Conference - (ISSCC), pages 128–130, February, 2018. doi abstract bibtex With the continued globalization of the IC manufacturing supply chain, securing that supply chain is becoming increasingly difficult and this opens the door to a myriad of security threats such as unauthorized production, counterfeiting, IP theft, and hardware Trojan Horses. A parallel and related threat is posed by advanced reverse engineering capabilities, such that even chips manufactured at the most advanced technology nodes can be de-layered, imaged, and analyzed [1]. While various manufacturing methodologies and camouflaged gates have been proposed, none fully address these threats, especially in combination. To address these concerns, we use post-manufacturing programmable camouflaged logic topology to simultaneously obscure the design IP from the manufacturer as well as combat reverse engineering. The basis of the design is a threshold-voltage-defined (TVD) logic gate topology that solely uses different threshold voltage implants to determine the logic gate function [2]. Every gate has an identical physical layout and is post-manufacturing programmed with different threshold voltages for different Boolean functions using intentional directed hot-carrier injection (HCI). Similar intentional HCI techniques have previously been used to enhance SRAM margins, boost PUF reliability, and build TRNGs [3][4]. The design is fully compatible with standard CMOS logic processes, requiring no special layers, structures, or process steps.
@inproceedings{akkaya_secure_2018,
title = {A secure camouflaged logic family using post-manufacturing programming with a 3.6GHz adder prototype in 65nm {CMOS} at 1V nominal {VDD}},
doi = {10.1109/ISSCC.2018.8310217},
abstract = {With the continued globalization of the IC manufacturing supply chain, securing that supply chain is becoming increasingly difficult and this opens the door to a myriad of security threats such as unauthorized production, counterfeiting, IP theft, and hardware Trojan Horses. A parallel and related threat is posed by advanced reverse engineering capabilities, such that even chips manufactured at the most advanced technology nodes can be de-layered, imaged, and analyzed [1]. While various manufacturing methodologies and camouflaged gates have been proposed, none fully address these threats, especially in combination. To address these concerns, we use post-manufacturing programmable camouflaged logic topology to simultaneously obscure the design IP from the manufacturer as well as combat reverse engineering. The basis of the design is a threshold-voltage-defined (TVD) logic gate topology that solely uses different threshold voltage implants to determine the logic gate function [2]. Every gate has an identical physical layout and is post-manufacturing programmed with different threshold voltages for different Boolean functions using intentional directed hot-carrier injection (HCI). Similar intentional HCI techniques have previously been used to enhance SRAM margins, boost PUF reliability, and build TRNGs [3][4]. The design is fully compatible with standard CMOS logic processes, requiring no special layers, structures, or process steps.},
booktitle = {2018 {IEEE} {International} {Solid} - {State} {Circuits} {Conference} - ({ISSCC})},
author = {Akkaya, N. E. C. and Erbagci, B. and Mai, K.},
month = feb,
year = {2018},
pages = {128--130}
}
Downloads: 0
{"_id":"hfDqQfRDk3cLw8TXn","bibbaseid":"akkaya-erbagci-mai-asecurecamouflagedlogicfamilyusingpostmanufacturingprogrammingwitha36ghzadderprototypein65nmcmosat1vnominalvdd-2018","authorIDs":[],"author_short":["Akkaya, N. E. C.","Erbagci, B.","Mai, K."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","title":"A secure camouflaged logic family using post-manufacturing programming with a 3.6GHz adder prototype in 65nm CMOS at 1V nominal VDD","doi":"10.1109/ISSCC.2018.8310217","abstract":"With the continued globalization of the IC manufacturing supply chain, securing that supply chain is becoming increasingly difficult and this opens the door to a myriad of security threats such as unauthorized production, counterfeiting, IP theft, and hardware Trojan Horses. A parallel and related threat is posed by advanced reverse engineering capabilities, such that even chips manufactured at the most advanced technology nodes can be de-layered, imaged, and analyzed [1]. While various manufacturing methodologies and camouflaged gates have been proposed, none fully address these threats, especially in combination. To address these concerns, we use post-manufacturing programmable camouflaged logic topology to simultaneously obscure the design IP from the manufacturer as well as combat reverse engineering. The basis of the design is a threshold-voltage-defined (TVD) logic gate topology that solely uses different threshold voltage implants to determine the logic gate function [2]. Every gate has an identical physical layout and is post-manufacturing programmed with different threshold voltages for different Boolean functions using intentional directed hot-carrier injection (HCI). Similar intentional HCI techniques have previously been used to enhance SRAM margins, boost PUF reliability, and build TRNGs [3][4]. The design is fully compatible with standard CMOS logic processes, requiring no special layers, structures, or process steps.","booktitle":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","author":[{"propositions":[],"lastnames":["Akkaya"],"firstnames":["N.","E.","C."],"suffixes":[]},{"propositions":[],"lastnames":["Erbagci"],"firstnames":["B."],"suffixes":[]},{"propositions":[],"lastnames":["Mai"],"firstnames":["K."],"suffixes":[]}],"month":"February","year":"2018","pages":"128–130","bibtex":"@inproceedings{akkaya_secure_2018,\n\ttitle = {A secure camouflaged logic family using post-manufacturing programming with a 3.6GHz adder prototype in 65nm {CMOS} at 1V nominal {VDD}},\n\tdoi = {10.1109/ISSCC.2018.8310217},\n\tabstract = {With the continued globalization of the IC manufacturing supply chain, securing that supply chain is becoming increasingly difficult and this opens the door to a myriad of security threats such as unauthorized production, counterfeiting, IP theft, and hardware Trojan Horses. A parallel and related threat is posed by advanced reverse engineering capabilities, such that even chips manufactured at the most advanced technology nodes can be de-layered, imaged, and analyzed [1]. While various manufacturing methodologies and camouflaged gates have been proposed, none fully address these threats, especially in combination. To address these concerns, we use post-manufacturing programmable camouflaged logic topology to simultaneously obscure the design IP from the manufacturer as well as combat reverse engineering. The basis of the design is a threshold-voltage-defined (TVD) logic gate topology that solely uses different threshold voltage implants to determine the logic gate function [2]. Every gate has an identical physical layout and is post-manufacturing programmed with different threshold voltages for different Boolean functions using intentional directed hot-carrier injection (HCI). Similar intentional HCI techniques have previously been used to enhance SRAM margins, boost PUF reliability, and build TRNGs [3][4]. The design is fully compatible with standard CMOS logic processes, requiring no special layers, structures, or process steps.},\n\tbooktitle = {2018 {IEEE} {International} {Solid} - {State} {Circuits} {Conference} - ({ISSCC})},\n\tauthor = {Akkaya, N. E. C. and Erbagci, B. and Mai, K.},\n\tmonth = feb,\n\tyear = {2018},\n\tpages = {128--130}\n}\n\n","author_short":["Akkaya, N. E. C.","Erbagci, B.","Mai, K."],"key":"akkaya_secure_2018","id":"akkaya_secure_2018","bibbaseid":"akkaya-erbagci-mai-asecurecamouflagedlogicfamilyusingpostmanufacturingprogrammingwitha36ghzadderprototypein65nmcmosat1vnominalvdd-2018","role":"author","urls":{},"downloads":0},"bibtype":"inproceedings","biburl":"https://bibbase.org/zotero/ky25","creationDate":"2019-05-11T17:47:04.349Z","downloads":0,"keywords":[],"search_terms":["secure","camouflaged","logic","family","using","post","manufacturing","programming","6ghz","adder","prototype","65nm","cmos","nominal","vdd","akkaya","erbagci","mai"],"title":"A secure camouflaged logic family using post-manufacturing programming with a 3.6GHz adder prototype in 65nm CMOS at 1V nominal VDD","year":2018,"dataSources":["XxiQtwZYfozhQmvGR"]}