@inproceedings{DBLP:conf/isorc/AwamotoCK18,
  author    = {Shinichi Awamoto and
               Hiroyuki Chishiro and
               Shinpei Kato},
  title     = {Scalable and Memory-Efficient Spin Locks for Embedded Tile-Based Many-Core
               Architectures},
  booktitle = {21st {IEEE} International Symposium on Real-Time Distributed Computing,
               {ISORC} 2018, Singapore, Singapore, May 29-31, 2018},
  pages     = {25--32},
  publisher = {{IEEE} Computer Society},
  year      = {2018},
  url       = {https://doi.org/10.1109/ISORC.2018.00012},
  doi       = {10.1109/ISORC.2018.00012},
  timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
  biburl    = {https://dblp.org/rec/conf/isorc/AwamotoCK18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"FaiYcyD8PK8G63rbE","bibbaseid":"awamoto-chishiro-kato-scalableandmemoryefficientspinlocksforembeddedtilebasedmanycorearchitectures-2018","author_short":["Awamoto, S.","Chishiro, H.","Kato, S."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Shinichi"],"propositions":[],"lastnames":["Awamoto"],"suffixes":[]},{"firstnames":["Hiroyuki"],"propositions":[],"lastnames":["Chishiro"],"suffixes":[]},{"firstnames":["Shinpei"],"propositions":[],"lastnames":["Kato"],"suffixes":[]}],"title":"Scalable and Memory-Efficient Spin Locks for Embedded Tile-Based Many-Core Architectures","booktitle":"21st IEEE International Symposium on Real-Time Distributed Computing, ISORC 2018, Singapore, Singapore, May 29-31, 2018","pages":"25–32","publisher":"IEEE Computer Society","year":"2018","url":"https://doi.org/10.1109/ISORC.2018.00012","doi":"10.1109/ISORC.2018.00012","timestamp":"Wed, 16 Oct 2019 14:14:53 +0200","biburl":"https://dblp.org/rec/conf/isorc/AwamotoCK18.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/isorc/AwamotoCK18,\n author = {Shinichi Awamoto and\n Hiroyuki Chishiro and\n Shinpei Kato},\n title = {Scalable and Memory-Efficient Spin Locks for Embedded Tile-Based Many-Core\n Architectures},\n booktitle = {21st {IEEE} International Symposium on Real-Time Distributed Computing,\n {ISORC} 2018, Singapore, Singapore, May 29-31, 2018},\n pages = {25--32},\n publisher = {{IEEE} Computer Society},\n year = {2018},\n url = {https://doi.org/10.1109/ISORC.2018.00012},\n doi = {10.1109/ISORC.2018.00012},\n timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},\n biburl = {https://dblp.org/rec/conf/isorc/AwamotoCK18.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n","author_short":["Awamoto, S.","Chishiro, H.","Kato, S."],"key":"DBLP:conf/isorc/AwamotoCK18","id":"DBLP:conf/isorc/AwamotoCK18","bibbaseid":"awamoto-chishiro-kato-scalableandmemoryefficientspinlocksforembeddedtilebasedmanycorearchitectures-2018","role":"author","urls":{"Paper":"https://doi.org/10.1109/ISORC.2018.00012"},"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://dblp.org/pid/87/7044.html?view=bibtex","dataSources":["HCa2rZ3Yf4iksehJJ"],"keywords":[],"search_terms":["scalable","memory","efficient","spin","locks","embedded","tile","based","many","core","architectures","awamoto","chishiro","kato"],"title":"Scalable and Memory-Efficient Spin Locks for Embedded Tile-Based Many-Core Architectures","year":2018}