A Combined Design-Time/Test-Time Study of the Vulnerability of Sub-Threshold Devices to Low Voltage Fault Attacks. Barenghi, A., Hocquet, C., Bol, D., Standaert, F., Regazzoni, F., & Koren, I. IEEE Trans. Emerg. Top. Comput., 2(2):107–118, 2014.
A Combined Design-Time/Test-Time Study of the Vulnerability of Sub-Threshold Devices to Low Voltage Fault Attacks [link]Paper  doi  bibtex   
@article{DBLP:journals/tetc/BarenghiHBSRK14,
  author    = {Alessandro Barenghi and
               C{\'{e}}dric Hocquet and
               David Bol and
               Fran{\c{c}}ois{-}Xavier Standaert and
               Francesco Regazzoni and
               Israel Koren},
  title     = {A Combined Design-Time/Test-Time Study of the Vulnerability of Sub-Threshold
               Devices to Low Voltage Fault Attacks},
  journal   = {{IEEE} Trans. Emerg. Top. Comput.},
  volume    = {2},
  number    = {2},
  pages     = {107--118},
  year      = {2014},
  url       = {https://doi.org/10.1109/TETC.2014.2316509},
  doi       = {10.1109/TETC.2014.2316509},
  timestamp = {Thu, 14 Oct 2021 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tetc/BarenghiHBSRK14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

Downloads: 0