High-performance and energy-efficient fault-tolerance core mapping in NoC. Beechu, N. K. R., Moodabettu Harishchandra, V., & Yernad Balachandra, N. K. Sustainable Computing: Informatics and Systems, 16:1–10, December, 2017.
![High-performance and energy-efficient fault-tolerance core mapping in NoC [link]](https://bibbase.org/img/filetypes/link.svg "link")
Paper doi bibtex
Paper doi bibtex Downloads: 0
{"_id":"PyXeAbku2WLACpfY5","bibbaseid":"beechu-moodabettuharishchandra-yernadbalachandra-highperformanceandenergyefficientfaulttolerancecoremappinginnoc-2017","author_short":["Beechu, N. K. R.","Moodabettu Harishchandra, V.","Yernad Balachandra, N. K."],"bibdata":{"bibtype":"article","type":"article","title":"High-performance and energy-efficient fault-tolerance core mapping in NoC","volume":"16","issn":"2210-5379","url":"https://www.sciencedirect.com/science/article/pii/S2210537916302360","doi":"10.1016/j.suscom.2017.08.004","language":"en","urldate":"2022-12-04","journal":"Sustainable Computing: Informatics and Systems","author":[{"propositions":[],"lastnames":["Beechu"],"firstnames":["Naresh","Kumar","Reddy"],"suffixes":[]},{"propositions":[],"lastnames":["Moodabettu","Harishchandra"],"firstnames":["Vasantha"],"suffixes":[]},{"propositions":[],"lastnames":["Yernad","Balachandra"],"firstnames":["Nithin","Kumar"],"suffixes":[]}],"month":"December","year":"2017","keywords":"Core, Fault tolerance, Network on Chip (NoC), Spare placement, System on Chip (SoC)","pages":"1–10","author_short":["Beechu, N. K. R.","Moodabettu Harishchandra, V.","Yernad Balachandra, N. K."],"key":"beechu_high-performance_2017","id":"beechu_high-performance_2017","bibbaseid":"beechu-moodabettuharishchandra-yernadbalachandra-highperformanceandenergyefficientfaulttolerancecoremappinginnoc-2017","role":"author","urls":{"Paper":"https://www.sciencedirect.com/science/article/pii/S2210537916302360"},"keyword":["Core","Fault tolerance","Network on Chip (NoC)","Spare placement","System on Chip (SoC)"],"metadata":{"authorlinks":{}},"html":""},"bibtype":"article","biburl":"https://bibbase.org/zotero/guptasonal","dataSources":["oirhNxAwKSWu4c3pk"],"keywords":["core","fault tolerance","network on chip (noc)","spare placement","system on chip (soc)"],"search_terms":["high","performance","energy","efficient","fault","tolerance","core","mapping","noc","beechu","moodabettu harishchandra","yernad balachandra"],"title":"High-performance and energy-efficient fault-tolerance core mapping in NoC","year":2017}