@article{
 title = {Variability aware SVM macromodel based design centering of analog circuits},
 type = {article},
 year = {2012},
 pages = {77-87},
 volume = {73},
 publisher = {Springer},
 id = {4afb2b72-54c8-3b08-8442-174633ee8bcd},
 created = {2014-04-17T21:17:22.000Z},
 file_attached = {true},
 profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},
 last_modified = {2017-03-14T01:22:09.162Z},
 read = {false},
 starred = {false},
 authored = {true},
 confirmed = {true},
 hidden = {false},
 citation_key = {boolchandani2012variability},
 source_type = {article},
 private_publication = {false},
 bibtype = {article},
 author = {Boolchandani, D and Garg, Lokesh and Khandelwal, Sapna and Sahula, Vineet},
 journal = {Analog Integrated Circuits and Signal Processing},
 number = {1}
}

{"_id":"QxS82WS3juoNKGET8","bibbaseid":"boolchandani-garg-khandelwal-sahula-variabilityawaresvmmacromodelbaseddesigncenteringofanalogcircuits-2012","author_short":["Boolchandani, D.","Garg, L.","Khandelwal, S.","Sahula, V."],"bibdata":{"title":"Variability aware SVM macromodel based design centering of analog circuits","type":"article","year":"2012","pages":"77-87","volume":"73","publisher":"Springer","id":"4afb2b72-54c8-3b08-8442-174633ee8bcd","created":"2014-04-17T21:17:22.000Z","file_attached":"true","profile_id":"03d2ca17-6bde-3cfe-95de-fcbe4f21507b","last_modified":"2017-03-14T01:22:09.162Z","read":false,"starred":false,"authored":"true","confirmed":"true","hidden":false,"citation_key":"boolchandani2012variability","source_type":"article","private_publication":false,"bibtype":"article","author":"Boolchandani, D and Garg, Lokesh and Khandelwal, Sapna and Sahula, Vineet","journal":"Analog Integrated Circuits and Signal Processing","number":"1","bibtex":"@article{\n title = {Variability aware SVM macromodel based design centering of analog circuits},\n type = {article},\n year = {2012},\n pages = {77-87},\n volume = {73},\n publisher = {Springer},\n id = {4afb2b72-54c8-3b08-8442-174633ee8bcd},\n created = {2014-04-17T21:17:22.000Z},\n file_attached = {true},\n profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},\n last_modified = {2017-03-14T01:22:09.162Z},\n read = {false},\n starred = {false},\n authored = {true},\n confirmed = {true},\n hidden = {false},\n citation_key = {boolchandani2012variability},\n source_type = {article},\n private_publication = {false},\n bibtype = {article},\n author = {Boolchandani, D and Garg, Lokesh and Khandelwal, Sapna and Sahula, Vineet},\n journal = {Analog Integrated Circuits and Signal Processing},\n number = {1}\n}","author_short":["Boolchandani, D.","Garg, L.","Khandelwal, S.","Sahula, V."],"urls":{"Paper":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b/file/03cff59c-e75a-4de9-010c-2edd24e035a7/2012-Variability_aware_SVM_macromodel_based_design_centering_of_analog_circuits.pdf.pdf"},"biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","bibbaseid":"boolchandani-garg-khandelwal-sahula-variabilityawaresvmmacromodelbaseddesigncenteringofanalogcircuits-2012","role":"author","metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","dataSources":["pSNhXMFJxYm9uTCNt","PTLrA9fS3hyN8EQmt"],"keywords":[],"search_terms":["variability","aware","svm","macromodel","based","design","centering","analog","circuits","boolchandani","garg","khandelwal","sahula"],"title":"Variability aware SVM macromodel based design centering of analog circuits","year":2012}