Exploring Efficient Kernel Functions for Support Vector Machine Based Feasibility Models for Analog Circuits. Boolchandani, D & Sahula, V. Journal of Design, Analysis and Tools for Integrated Circuits and Systems (JDATICS), 2011.
Paper doi bibtex @Article{boolchandani2011exploring,
author = {Boolchandani, D and Sahula, Vineet},
journal = {Journal of Design, Analysis and Tools for Integrated Circuits and Systems (JDATICS)},
title = {Exploring Efficient Kernel Functions for Support Vector Machine Based Feasibility Models for Analog Circuits},
year = {2011},
number = {1},
volume = {1},
doi = {10.1.1.149.656},
file = {:C$\backslash$:/Users/Vineet/Documents/Mendeley Desktop/Boolchandani, Sahula - 2011 - Exploring Efficient Kernel Functions for Support Vector Machine Based Feasibility Models for Analog Circui.pdf:pdf},
isbn = {9789881701275},
keywords = {1, analog synthesis, chine, designer such that the, devices are not excessively, eqn, feasibility classification, ge-, into the form of, kernel, large, macromodels, ometry constraint are transformed, support vector ma-},
url = {http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.149.656},
}
Downloads: 0
{"_id":"rdj7GLcZWAJYpfq93","bibbaseid":"boolchandani-sahula-exploringefficientkernelfunctionsforsupportvectormachinebasedfeasibilitymodelsforanalogcircuits-2011","author_short":["Boolchandani, D","Sahula, V."],"bibdata":{"bibtype":"article","type":"article","author":[{"propositions":[],"lastnames":["Boolchandani"],"firstnames":["D"],"suffixes":[]},{"propositions":[],"lastnames":["Sahula"],"firstnames":["Vineet"],"suffixes":[]}],"journal":"Journal of Design, Analysis and Tools for Integrated Circuits and Systems (JDATICS)","title":"Exploring Efficient Kernel Functions for Support Vector Machine Based Feasibility Models for Analog Circuits","year":"2011","number":"1","volume":"1","doi":"10.1.1.149.656","file":":C$\\$:/Users/Vineet/Documents/Mendeley Desktop/Boolchandani, Sahula - 2011 - Exploring Efficient Kernel Functions for Support Vector Machine Based Feasibility Models for Analog Circui.pdf:pdf","isbn":"9789881701275","keywords":"1, analog synthesis, chine, designer such that the, devices are not excessively, eqn, feasibility classification, ge-, into the form of, kernel, large, macromodels, ometry constraint are transformed, support vector ma-","url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.149.656","bibtex":"@Article{boolchandani2011exploring,\r\n author = {Boolchandani, D and Sahula, Vineet},\r\n journal = {Journal of Design, Analysis and Tools for Integrated Circuits and Systems (JDATICS)},\r\n title = {Exploring Efficient Kernel Functions for Support Vector Machine Based Feasibility Models for Analog Circuits},\r\n year = {2011},\r\n number = {1},\r\n volume = {1},\r\n doi = {10.1.1.149.656},\r\n file = {:C$\\backslash$:/Users/Vineet/Documents/Mendeley Desktop/Boolchandani, Sahula - 2011 - Exploring Efficient Kernel Functions for Support Vector Machine Based Feasibility Models for Analog Circui.pdf:pdf},\r\n isbn = {9789881701275},\r\n keywords = {1, analog synthesis, chine, designer such that the, devices are not excessively, eqn, feasibility classification, ge-, into the form of, kernel, large, macromodels, ometry constraint are transformed, support vector ma-},\r\n url = {http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.149.656},\r\n}\r\n\r\n","author_short":["Boolchandani, D","Sahula, V."],"key":"boolchandani2011exploring","id":"boolchandani2011exploring","bibbaseid":"boolchandani-sahula-exploringefficientkernelfunctionsforsupportvectormachinebasedfeasibilitymodelsforanalogcircuits-2011","role":"author","urls":{"Paper":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.149.656"},"keyword":["1","analog synthesis","chine","designer such that the","devices are not excessively","eqn","feasibility classification","ge-","into the form of","kernel","large","macromodels","ometry constraint are transformed","support vector ma-"],"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"https://bibbase.org/network/files/sM7jHreBJqBTJiuKp","dataSources":["pSNhXMFJxYm9uTCNt","PTLrA9fS3hyN8EQmt","2252seNhipfTmjEBQ","t6wpuLQ6zczqJP6ot"],"keywords":["1","analog synthesis","chine","designer such that the","devices are not excessively","eqn","feasibility classification","ge-","into the form of","kernel","large","macromodels","ometry constraint are transformed","support vector ma-"],"search_terms":["exploring","efficient","kernel","functions","support","vector","machine","based","feasibility","models","analog","circuits","boolchandani","sahula"],"title":"Exploring Efficient Kernel Functions for Support Vector Machine Based Feasibility Models for Analog Circuits","year":2011}