@inproceedings{
 title = {On modeling of Chip Interconnects},
 type = {inproceedings},
 year = {2003},
 id = {83cbcbf8-f84c-31bd-b187-418b6dd36cdf},
 created = {2014-04-17T21:17:22.000Z},
 file_attached = {true},
 profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},
 last_modified = {2017-03-14T01:22:09.162Z},
 read = {false},
 starred = {false},
 authored = {true},
 confirmed = {true},
 hidden = {false},
 citation_key = {bool2003iete},
 source_type = {inproceedings},
 private_publication = {false},
 bibtype = {inproceedings},
 author = {Boolchandani, D and Sahula, V},
 booktitle = {IETE Annual Zonal seminar on Electronic Design Automation: Issues & Challenges, Jaipur, May}
}

{"_id":"NNr3qtszTwiyoQnQJ","bibbaseid":"boolchandani-sahula-onmodelingofchipinterconnects-2003","author_short":["Boolchandani, D.","Sahula, V."],"bibdata":{"title":"On modeling of Chip Interconnects","type":"inproceedings","year":"2003","id":"83cbcbf8-f84c-31bd-b187-418b6dd36cdf","created":"2014-04-17T21:17:22.000Z","file_attached":"true","profile_id":"03d2ca17-6bde-3cfe-95de-fcbe4f21507b","last_modified":"2017-03-14T01:22:09.162Z","read":false,"starred":false,"authored":"true","confirmed":"true","hidden":false,"citation_key":"bool2003iete","source_type":"inproceedings","private_publication":false,"bibtype":"inproceedings","author":"Boolchandani, D and Sahula, V","booktitle":"IETE Annual Zonal seminar on Electronic Design Automation: Issues & Challenges, Jaipur, May","bibtex":"@inproceedings{\n title = {On modeling of Chip Interconnects},\n type = {inproceedings},\n year = {2003},\n id = {83cbcbf8-f84c-31bd-b187-418b6dd36cdf},\n created = {2014-04-17T21:17:22.000Z},\n file_attached = {true},\n profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},\n last_modified = {2017-03-14T01:22:09.162Z},\n read = {false},\n starred = {false},\n authored = {true},\n confirmed = {true},\n hidden = {false},\n citation_key = {bool2003iete},\n source_type = {inproceedings},\n private_publication = {false},\n bibtype = {inproceedings},\n author = {Boolchandani, D and Sahula, V},\n booktitle = {IETE Annual Zonal seminar on Electronic Design Automation: Issues & Challenges, Jaipur, May}\n}","author_short":["Boolchandani, D.","Sahula, V."],"urls":{"Paper":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b/file/28e6b2b8-857c-7555-317f-4bc928003bbf/2003-On_modeling_of_Chip_Interconnects.doc.pdf"},"biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","bibbaseid":"boolchandani-sahula-onmodelingofchipinterconnects-2003","role":"author","metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","dataSources":["FzvqmGdTCZ7Dbyn6A"],"keywords":[],"search_terms":["modeling","chip","interconnects","boolchandani","sahula"],"title":"On modeling of Chip Interconnects","year":2003}