Constructing a Fast Scheduler for Hardware Accelerated Signal Processing Applications. Boutellier J, E., T., &., S., O. In Proc. Finnish Signal Processing Symposium 2007 (Finsig 2007), Oulu, Finland, 2007.
bibtex   
@inProceedings{
 title = {Constructing a Fast Scheduler for Hardware Accelerated Signal Processing Applications},
 type = {inProceedings},
 year = {2007},
 id = {249c3035-b585-3b98-a71d-f42830fde738},
 created = {2019-11-19T13:00:55.006Z},
 file_attached = {false},
 profile_id = {bddcf02d-403b-3b06-9def-6d15cc293e20},
 group_id = {17585b85-df99-3a34-98c2-c73e593397d7},
 last_modified = {2019-11-19T13:47:12.826Z},
 read = {false},
 starred = {false},
 authored = {false},
 confirmed = {true},
 hidden = {false},
 citation_key = {mvg:1076},
 source_type = {inproceedings},
 private_publication = {false},
 bibtype = {inProceedings},
 author = {Boutellier J, Erdelyi T & Silvén O},
 booktitle = {Proc. Finnish Signal Processing Symposium 2007 (Finsig 2007), Oulu, Finland}
}

Downloads: 0