@inproceedings{conf/dsn/BowerSOS04,
  added-at = {2023-03-24T00:00:00.000+0100},
  author = {Bower, Fred A. and Shealy, Paul G. and Ozev, Sule and Sorin, Daniel J.},
  biburl = {https://www.bibsonomy.org/bibtex/2886877a32a0988794c553125057ebf88/dblp},
  booktitle = {DSN},
  crossref = {conf/dsn/2004},
  ee = {https://doi.ieeecomputersociety.org/10.1109/DSN.2004.1311876},
  interhash = {6465b64e8cf50874282d3e44049585ea},
  intrahash = {886877a32a0988794c553125057ebf88},
  isbn = {0-7695-2052-9},
  keywords = {dblp},
  pages = {51-60},
  publisher = {IEEE Computer Society},
  timestamp = {2024-04-10T16:06:01.000+0200},
  title = {Tolerating Hard Faults in Microprocessor Array Structures.},
  url = {http://dblp.uni-trier.de/db/conf/dsn/dsn2004.html#BowerSOS04},
  year = 2004
}

{"_id":"G2HHgK8KXGXXsm26C","bibbaseid":"bower-shealy-ozev-sorin-toleratinghardfaultsinmicroprocessorarraystructures-2004","author_short":["Bower, F. A.","Shealy, P. G.","Ozev, S.","Sorin, D. J."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2023-03-24T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Bower"],"firstnames":["Fred","A."],"suffixes":[]},{"propositions":[],"lastnames":["Shealy"],"firstnames":["Paul","G."],"suffixes":[]},{"propositions":[],"lastnames":["Ozev"],"firstnames":["Sule"],"suffixes":[]},{"propositions":[],"lastnames":["Sorin"],"firstnames":["Daniel","J."],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/2886877a32a0988794c553125057ebf88/dblp","booktitle":"DSN","crossref":"conf/dsn/2004","ee":"https://doi.ieeecomputersociety.org/10.1109/DSN.2004.1311876","interhash":"6465b64e8cf50874282d3e44049585ea","intrahash":"886877a32a0988794c553125057ebf88","isbn":"0-7695-2052-9","keywords":"dblp","pages":"51-60","publisher":"IEEE Computer Society","timestamp":"2024-04-10T16:06:01.000+0200","title":"Tolerating Hard Faults in Microprocessor Array Structures.","url":"http://dblp.uni-trier.de/db/conf/dsn/dsn2004.html#BowerSOS04","year":"2004","bibtex":"@inproceedings{conf/dsn/BowerSOS04,\n added-at = {2023-03-24T00:00:00.000+0100},\n author = {Bower, Fred A. and Shealy, Paul G. and Ozev, Sule and Sorin, Daniel J.},\n biburl = {https://www.bibsonomy.org/bibtex/2886877a32a0988794c553125057ebf88/dblp},\n booktitle = {DSN},\n crossref = {conf/dsn/2004},\n ee = {https://doi.ieeecomputersociety.org/10.1109/DSN.2004.1311876},\n interhash = {6465b64e8cf50874282d3e44049585ea},\n intrahash = {886877a32a0988794c553125057ebf88},\n isbn = {0-7695-2052-9},\n keywords = {dblp},\n pages = {51-60},\n publisher = {IEEE Computer Society},\n timestamp = {2024-04-10T16:06:01.000+0200},\n title = {Tolerating Hard Faults in Microprocessor Array Structures.},\n url = {http://dblp.uni-trier.de/db/conf/dsn/dsn2004.html#BowerSOS04},\n year = 2004\n}\n\n","author_short":["Bower, F. A.","Shealy, P. G.","Ozev, S.","Sorin, D. J."],"key":"conf/dsn/BowerSOS04","id":"conf/dsn/BowerSOS04","bibbaseid":"bower-shealy-ozev-sorin-toleratinghardfaultsinmicroprocessorarraystructures-2004","role":"author","urls":{"Link":"https://doi.ieeecomputersociety.org/10.1109/DSN.2004.1311876","Paper":"http://dblp.uni-trier.de/db/conf/dsn/dsn2004.html#BowerSOS04"},"keyword":["dblp"],"metadata":{"authorlinks":{}},"downloads":0,"html":""},"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/Bower?items=1000","dataSources":["njK9TZffut9425riF"],"keywords":["dblp"],"search_terms":["tolerating","hard","faults","microprocessor","array","structures","bower","shealy","ozev","sorin"],"title":"Tolerating Hard Faults in Microprocessor Array Structures.","year":2004}