@inproceedings{conf/icecsys/BraatzBZAPP19,
  added-at = {2020-09-05T00:00:00.000+0200},
  author = {Braatz, Luciano Almeida and Beck, Antonio Carlos Schneider and Zatt, Bruno and Agostini, Luciano Volcan and Palomino, Daniel Munari and Porto, Marcelo Schiavon},
  biburl = {https://www.bibsonomy.org/bibtex/2690caa65a8111420e2e1cdbdef5652a7/dblp},
  booktitle = {ICECS},
  crossref = {conf/icecsys/2019},
  ee = {https://doi.org/10.1109/ICECS46596.2019.8965063},
  interhash = {e5e1f81fdb63849fb1012ac3a49d8390},
  intrahash = {690caa65a8111420e2e1cdbdef5652a7},
  isbn = {978-1-7281-0996-1},
  keywords = {dblp},
  pages = {654-657},
  publisher = {IEEE},
  timestamp = {2020-09-09T14:54:23.000+0200},
  title = {A New Hardware Friendly 2D-DCT HEVC Compliant Algorithm and its High Throughput and Low Power Hardware Design.},
  url = {http://dblp.uni-trier.de/db/conf/icecsys/icecsys2019.html#BraatzBZAPP19},
  year = 2019
}

{"_id":"k2e6HxEq5s93PzuhN","bibbaseid":"braatz-beck-zatt-agostini-palomino-porto-anewhardwarefriendly2ddcthevccompliantalgorithmanditshighthroughputandlowpowerhardwaredesign-2019","author_short":["Braatz, L. A.","Beck, A. C. S.","Zatt, B.","Agostini, L. V.","Palomino, D. M.","Porto, M. S."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2020-09-05T00:00:00.000+0200","author":[{"propositions":[],"lastnames":["Braatz"],"firstnames":["Luciano","Almeida"],"suffixes":[]},{"propositions":[],"lastnames":["Beck"],"firstnames":["Antonio","Carlos","Schneider"],"suffixes":[]},{"propositions":[],"lastnames":["Zatt"],"firstnames":["Bruno"],"suffixes":[]},{"propositions":[],"lastnames":["Agostini"],"firstnames":["Luciano","Volcan"],"suffixes":[]},{"propositions":[],"lastnames":["Palomino"],"firstnames":["Daniel","Munari"],"suffixes":[]},{"propositions":[],"lastnames":["Porto"],"firstnames":["Marcelo","Schiavon"],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/2690caa65a8111420e2e1cdbdef5652a7/dblp","booktitle":"ICECS","crossref":"conf/icecsys/2019","ee":"https://doi.org/10.1109/ICECS46596.2019.8965063","interhash":"e5e1f81fdb63849fb1012ac3a49d8390","intrahash":"690caa65a8111420e2e1cdbdef5652a7","isbn":"978-1-7281-0996-1","keywords":"dblp","pages":"654-657","publisher":"IEEE","timestamp":"2020-09-09T14:54:23.000+0200","title":"A New Hardware Friendly 2D-DCT HEVC Compliant Algorithm and its High Throughput and Low Power Hardware Design.","url":"http://dblp.uni-trier.de/db/conf/icecsys/icecsys2019.html#BraatzBZAPP19","year":"2019","bibtex":"@inproceedings{conf/icecsys/BraatzBZAPP19,\n added-at = {2020-09-05T00:00:00.000+0200},\n author = {Braatz, Luciano Almeida and Beck, Antonio Carlos Schneider and Zatt, Bruno and Agostini, Luciano Volcan and Palomino, Daniel Munari and Porto, Marcelo Schiavon},\n biburl = {https://www.bibsonomy.org/bibtex/2690caa65a8111420e2e1cdbdef5652a7/dblp},\n booktitle = {ICECS},\n crossref = {conf/icecsys/2019},\n ee = {https://doi.org/10.1109/ICECS46596.2019.8965063},\n interhash = {e5e1f81fdb63849fb1012ac3a49d8390},\n intrahash = {690caa65a8111420e2e1cdbdef5652a7},\n isbn = {978-1-7281-0996-1},\n keywords = {dblp},\n pages = {654-657},\n publisher = {IEEE},\n timestamp = {2020-09-09T14:54:23.000+0200},\n title = {A New Hardware Friendly 2D-DCT HEVC Compliant Algorithm and its High Throughput and Low Power Hardware Design.},\n url = {http://dblp.uni-trier.de/db/conf/icecsys/icecsys2019.html#BraatzBZAPP19},\n year = 2019\n}\n\n","author_short":["Braatz, L. A.","Beck, A. C. S.","Zatt, B.","Agostini, L. V.","Palomino, D. M.","Porto, M. S."],"key":"conf/icecsys/BraatzBZAPP19","id":"conf/icecsys/BraatzBZAPP19","bibbaseid":"braatz-beck-zatt-agostini-palomino-porto-anewhardwarefriendly2ddcthevccompliantalgorithmanditshighthroughputandlowpowerhardwaredesign-2019","role":"author","urls":{"Link":"https://doi.org/10.1109/ICECS46596.2019.8965063","Paper":"http://dblp.uni-trier.de/db/conf/icecsys/icecsys2019.html#BraatzBZAPP19"},"keyword":["dblp"],"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/Schneider?items=1000","dataSources":["i8SRmtQi2JMEkzH9M"],"keywords":["dblp"],"search_terms":["new","hardware","friendly","dct","hevc","compliant","algorithm","high","throughput","low","power","hardware","design","braatz","beck","zatt","agostini","palomino","porto"],"title":"A New Hardware Friendly 2D-DCT HEVC Compliant Algorithm and its High Throughput and Low Power Hardware Design.","year":2019}