@inproceedings{DBLP:conf/istc/CassagneTLGAB16,
  author       = {Adrien Cassagne and
                  Thibaud Tonnellier and
                  Camille Leroux and
                  Bertrand Le Gal and
                  Olivier Aumage and
                  Denis Barthou},
  title        = {Beyond Gbps Turbo decoder on multi-core CPUs},
  booktitle    = {9th International Symposium on Turbo Codes and Iterative Information
                  Processing, {ISTC} 2016, Brest, France, September 5-9, 2016},
  pages        = {136--140},
  publisher    = {{IEEE}},
  year         = {2016},
  url          = {https://doi.org/10.1109/ISTC.2016.7593092},
  doi          = {10.1109/ISTC.2016.7593092},
  timestamp    = {Sun, 06 Oct 2024 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/istc/CassagneTLGAB16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"5rQ3H7aacAuGmGRKE","bibbaseid":"cassagne-tonnellier-leroux-gal-aumage-barthou-beyondgbpsturbodecoderonmulticorecpus-2016","authorIDs":["gH8cyowDfvmpgEymM"],"author_short":["Cassagne, A.","Tonnellier, T.","Leroux, C.","Gal, B. L.","Aumage, O.","Barthou, D."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Adrien"],"propositions":[],"lastnames":["Cassagne"],"suffixes":[]},{"firstnames":["Thibaud"],"propositions":[],"lastnames":["Tonnellier"],"suffixes":[]},{"firstnames":["Camille"],"propositions":[],"lastnames":["Leroux"],"suffixes":[]},{"firstnames":["Bertrand","Le"],"propositions":[],"lastnames":["Gal"],"suffixes":[]},{"firstnames":["Olivier"],"propositions":[],"lastnames":["Aumage"],"suffixes":[]},{"firstnames":["Denis"],"propositions":[],"lastnames":["Barthou"],"suffixes":[]}],"title":"Beyond Gbps Turbo decoder on multi-core CPUs","booktitle":"9th International Symposium on Turbo Codes and Iterative Information Processing, ISTC 2016, Brest, France, September 5-9, 2016","pages":"136–140","publisher":"IEEE","year":"2016","url":"https://doi.org/10.1109/ISTC.2016.7593092","doi":"10.1109/ISTC.2016.7593092","timestamp":"Sun, 06 Oct 2024 01:00:00 +0200","biburl":"https://dblp.org/rec/conf/istc/CassagneTLGAB16.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/istc/CassagneTLGAB16,\n author = {Adrien Cassagne and\n Thibaud Tonnellier and\n Camille Leroux and\n Bertrand Le Gal and\n Olivier Aumage and\n Denis Barthou},\n title = {Beyond Gbps Turbo decoder on multi-core CPUs},\n booktitle = {9th International Symposium on Turbo Codes and Iterative Information\n Processing, {ISTC} 2016, Brest, France, September 5-9, 2016},\n pages = {136--140},\n publisher = {{IEEE}},\n year = {2016},\n url = {https://doi.org/10.1109/ISTC.2016.7593092},\n doi = {10.1109/ISTC.2016.7593092},\n timestamp = {Sun, 06 Oct 2024 01:00:00 +0200},\n biburl = {https://dblp.org/rec/conf/istc/CassagneTLGAB16.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Cassagne, A.","Tonnellier, T.","Leroux, C.","Gal, B. L.","Aumage, O.","Barthou, D."],"key":"DBLP:conf/istc/CassagneTLGAB16","id":"DBLP:conf/istc/CassagneTLGAB16","bibbaseid":"cassagne-tonnellier-leroux-gal-aumage-barthou-beyondgbpsturbodecoderonmulticorecpus-2016","role":"author","urls":{"Paper":"https://doi.org/10.1109/ISTC.2016.7593092"},"metadata":{"authorlinks":{"barthou, d":"https://bibbase.org/show?bib=https://dblp.org/pid/66/2364.bib"}},"downloads":0},"bibtype":"inproceedings","biburl":"https://dblp.org/pid/66/2364.bib","creationDate":"2020-09-28T15:09:26.948Z","downloads":0,"keywords":[],"search_terms":["beyond","gbps","turbo","decoder","multi","core","cpus","cassagne","tonnellier","leroux","gal","aumage","barthou"],"title":"Beyond Gbps Turbo decoder on multi-core CPUs","year":2016,"dataSources":["QzYnA59epiHCud8Xh"]}