@inproceedings{
 title = {Formal Verification of Finite State Machines},
 type = {inproceedings},
 year = {2002},
 id = {b2ac60e3-cb9e-39bb-8191-d031b395195e},
 created = {2014-04-17T21:17:22.000Z},
 file_attached = {true},
 profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},
 last_modified = {2017-03-14T01:22:09.162Z},
 read = {false},
 starred = {false},
 authored = {true},
 confirmed = {true},
 hidden = {false},
 citation_key = {u2002formal},
 source_type = {inproceedings},
 private_publication = {false},
 bibtype = {inproceedings},
 author = {Chandran, U and Kuldeep, D and Sahula, V},
 booktitle = {6th IEEE VLSI Design and Test Workshops}
}

{"_id":"jNMpouKThGqSFCwYz","bibbaseid":"chandran-kuldeep-sahula-formalverificationoffinitestatemachines-2002","author_short":["Chandran, U.","Kuldeep, D.","Sahula, V."],"bibdata":{"title":"Formal Verification of Finite State Machines","type":"inproceedings","year":"2002","id":"b2ac60e3-cb9e-39bb-8191-d031b395195e","created":"2014-04-17T21:17:22.000Z","file_attached":"true","profile_id":"03d2ca17-6bde-3cfe-95de-fcbe4f21507b","last_modified":"2017-03-14T01:22:09.162Z","read":false,"starred":false,"authored":"true","confirmed":"true","hidden":false,"citation_key":"u2002formal","source_type":"inproceedings","private_publication":false,"bibtype":"inproceedings","author":"Chandran, U and Kuldeep, D and Sahula, V","booktitle":"6th IEEE VLSI Design and Test Workshops","bibtex":"@inproceedings{\n title = {Formal Verification of Finite State Machines},\n type = {inproceedings},\n year = {2002},\n id = {b2ac60e3-cb9e-39bb-8191-d031b395195e},\n created = {2014-04-17T21:17:22.000Z},\n file_attached = {true},\n profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},\n last_modified = {2017-03-14T01:22:09.162Z},\n read = {false},\n starred = {false},\n authored = {true},\n confirmed = {true},\n hidden = {false},\n citation_key = {u2002formal},\n source_type = {inproceedings},\n private_publication = {false},\n bibtype = {inproceedings},\n author = {Chandran, U and Kuldeep, D and Sahula, V},\n booktitle = {6th IEEE VLSI Design and Test Workshops}\n}","author_short":["Chandran, U.","Kuldeep, D.","Sahula, V."],"urls":{"Paper":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b/file/4f007abd-1a5d-5443-660d-56a962a83aed/2002-Formal_Verification_of_Finite_State_Machines.pdf.pdf"},"biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","bibbaseid":"chandran-kuldeep-sahula-formalverificationoffinitestatemachines-2002","role":"author","metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","dataSources":["YNoDN2TgaRvNK6vy3","ya2CyA73rpZseyrZ8"],"keywords":[],"search_terms":["formal","verification","finite","state","machines","chandran","kuldeep","sahula"],"title":"Formal Verification of Finite State Machines","year":2002}