Verification and debugging of lc-3 test bench environment using system verilog. Chatterjee, J., Saxena, A., Mehra, A., Vyas, G., & Mukesh, V. In 2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA), pages 1253–1258, 2018. IEEE. bibtex @inproceedings{chatterjee2018verification,
title={Verification and debugging of lc-3 test bench environment using system verilog},
author={Chatterjee, Joyjit and Saxena, Ayush and Mehra, Anu and Vyas, Garima and Mukesh, Vajja},
booktitle={2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA)},
pages={1253--1258},
year={2018},
organization={IEEE}
}
Downloads: 0
{"_id":"zbzFFpvAAYSHnWh96","bibbaseid":"chatterjee-saxena-mehra-vyas-mukesh-verificationanddebuggingoflc3testbenchenvironmentusingsystemverilog-2018","authorIDs":["CEPbYPXkerRymxb3g","aruCtusYkKeTCiL6e","mx6QwhdaqhNMAk6GF","wgRvjfJGoRzw2wcZf"],"author_short":["Chatterjee, J.","Saxena, A.","Mehra, A.","Vyas, G.","Mukesh, V."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","title":"Verification and debugging of lc-3 test bench environment using system verilog","author":[{"propositions":[],"lastnames":["Chatterjee"],"firstnames":["Joyjit"],"suffixes":[]},{"propositions":[],"lastnames":["Saxena"],"firstnames":["Ayush"],"suffixes":[]},{"propositions":[],"lastnames":["Mehra"],"firstnames":["Anu"],"suffixes":[]},{"propositions":[],"lastnames":["Vyas"],"firstnames":["Garima"],"suffixes":[]},{"propositions":[],"lastnames":["Mukesh"],"firstnames":["Vajja"],"suffixes":[]}],"booktitle":"2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA)","pages":"1253–1258","year":"2018","organization":"IEEE","bibtex":"@inproceedings{chatterjee2018verification,\n title={Verification and debugging of lc-3 test bench environment using system verilog},\n author={Chatterjee, Joyjit and Saxena, Ayush and Mehra, Anu and Vyas, Garima and Mukesh, Vajja},\n booktitle={2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA)},\n pages={1253--1258},\n year={2018},\n organization={IEEE}\n}\n\n","author_short":["Chatterjee, J.","Saxena, A.","Mehra, A.","Vyas, G.","Mukesh, V."],"key":"chatterjee2018verification","id":"chatterjee2018verification","bibbaseid":"chatterjee-saxena-mehra-vyas-mukesh-verificationanddebuggingoflc3testbenchenvironmentusingsystemverilog-2018","role":"author","urls":{},"downloads":0,"html":"","metadata":{"authorlinks":{"chatterjee, j":"https://joyjitchatterjee.github.io/"}}},"bibtype":"inproceedings","biburl":"https://joyjitchatterjee.github.io/publications/demo.bib","creationDate":"2020-06-16T08:45:56.358Z","downloads":0,"keywords":[],"search_terms":["verification","debugging","test","bench","environment","using","system","verilog","chatterjee","saxena","mehra","vyas","mukesh"],"title":"Verification and debugging of lc-3 test bench environment using system verilog","year":2018,"dataSources":["NzGnNfq5EAZ7jZWeF"]}