Tolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience). Cheng, E., Mirkhani, S., Szafaryn, L. G., Cher, C., Cho, H., Skadron, K., Stan, M. R., Lilja, K., Abraham, J. A., Bose, P., & Mitra, S. IEEE transactions on computer-aided design of integrated circuits and systems, 2018.
Paper bibtex @article{2608,
author = {Eric Cheng and Shahrzad Mirkhani and Lukasz G. Szafaryn and Chen-Yong Cher and Hyungmin Cho and Kevin Skadron and Mircea R. Stan and K. Lilja and Jacob A. Abraham and Pradip Bose and Subhasish Mitra},
title = {Tolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience)},
year = {2018},
journal = {IEEE transactions on computer-aided design of integrated circuits and systems},
url = {https://doi.org/10.1109/tcad.2017.2752705}
}
Downloads: 0
{"_id":"8QvApkMT7R2fJkCxf","bibbaseid":"cheng-mirkhani-szafaryn-cher-cho-skadron-stan-lilja-etal-toleratingsofterrorsinprocessorcoresusingclearcrosslayerexplorationforarchitectingresilience-2018","author_short":["Cheng, E.","Mirkhani, S.","Szafaryn, L. G.","Cher, C.","Cho, H.","Skadron, K.","Stan, M. R.","Lilja, K.","Abraham, J. A.","Bose, P.","Mitra, S."],"bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Eric"],"propositions":[],"lastnames":["Cheng"],"suffixes":[]},{"firstnames":["Shahrzad"],"propositions":[],"lastnames":["Mirkhani"],"suffixes":[]},{"firstnames":["Lukasz","G."],"propositions":[],"lastnames":["Szafaryn"],"suffixes":[]},{"firstnames":["Chen-Yong"],"propositions":[],"lastnames":["Cher"],"suffixes":[]},{"firstnames":["Hyungmin"],"propositions":[],"lastnames":["Cho"],"suffixes":[]},{"firstnames":["Kevin"],"propositions":[],"lastnames":["Skadron"],"suffixes":[]},{"firstnames":["Mircea","R."],"propositions":[],"lastnames":["Stan"],"suffixes":[]},{"firstnames":["K."],"propositions":[],"lastnames":["Lilja"],"suffixes":[]},{"firstnames":["Jacob","A."],"propositions":[],"lastnames":["Abraham"],"suffixes":[]},{"firstnames":["Pradip"],"propositions":[],"lastnames":["Bose"],"suffixes":[]},{"firstnames":["Subhasish"],"propositions":[],"lastnames":["Mitra"],"suffixes":[]}],"title":"Tolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience)","year":"2018","journal":"IEEE transactions on computer-aided design of integrated circuits and systems","url":"https://doi.org/10.1109/tcad.2017.2752705","bibtex":"@article{2608,\n author = {Eric Cheng and Shahrzad Mirkhani and Lukasz G. Szafaryn and Chen-Yong Cher and Hyungmin Cho and Kevin Skadron and Mircea R. Stan and K. Lilja and Jacob A. Abraham and Pradip Bose and Subhasish Mitra},\n title = {Tolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience)},\n year = {2018},\n journal = {IEEE transactions on computer-aided design of integrated circuits and systems},\n url = {https://doi.org/10.1109/tcad.2017.2752705}\n}\n\n","author_short":["Cheng, E.","Mirkhani, S.","Szafaryn, L. G.","Cher, C.","Cho, H.","Skadron, K.","Stan, M. R.","Lilja, K.","Abraham, J. A.","Bose, P.","Mitra, S."],"key":"2608","id":"2608","bibbaseid":"cheng-mirkhani-szafaryn-cher-cho-skadron-stan-lilja-etal-toleratingsofterrorsinprocessorcoresusingclearcrosslayerexplorationforarchitectingresilience-2018","role":"author","urls":{"Paper":"https://doi.org/10.1109/tcad.2017.2752705"},"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"https://bibbase.org/f/fFERMKNwKyHLsDPJ3/Link_Lab_Publications.bib","dataSources":["GXL8BuKffZ6XGRvhu","zTwdZBrCqogZ6yMmD","A9Zuq8B85Rd3bHeNs","zq8E4CA9zBjkA2p7P","b7zvHnuSqhTvwNoon","BE493TFz6wWiE9NkC","6CYcgzsh5rhZhtcXe","DesgNCELw9F4LSokr","WCSuxR2upo4FXxxRm","JSGNr3KwokFPgXiz5","RbCkvcfqfbgtxTyNT","mwAui9iKniQyhTc49","YgvS53ZWNjFkrzNS4","PbrtYBE4kqkc5ZtpJ","bHqq8eKeWTMeSP9BT","LbvAqrsjWTSmff2sZ"],"keywords":[],"search_terms":["tolerating","soft","errors","processor","cores","using","clear","cross","layer","exploration","architecting","resilience","cheng","mirkhani","szafaryn","cher","cho","skadron","stan","lilja","abraham","bose","mitra"],"title":"Tolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting Resilience)","year":2018}