@article{journals/integration/Chu86,
  added-at = {2013-09-30T00:00:00.000+0200},
  author = {Chu, Tam-Anh},
  biburl = {http://www.bibsonomy.org/bibtex/2304e80db50dd630ea68abf96e4518ae6/dblp},
  ee = {http://dx.doi.org/10.1016/S0167-9260(86)80002-5},
  interhash = {dad686788b75073e9289b27620629406},
  intrahash = {304e80db50dd630ea68abf96e4518ae6},
  journal = {Integration},
  keywords = {dblp},
  number = 2,
  pages = {99-113},
  timestamp = {2013-10-01T11:35:06.000+0200},
  title = {On the models for designing VLSI asynchronous digital systems.},
  url = {http://dblp.uni-trier.de/db/journals/integration/integration4.html#Chu86},
  volume = 4,
  year = 1986
}

{"_id":"ipsGBihmAwppJxEE3","bibbaseid":"chu-onthemodelsfordesigningvlsiasynchronousdigitalsystems-1986","downloads":0,"creationDate":"2016-07-21T11:38:59.900Z","title":"On the models for designing VLSI asynchronous digital systems.","author_short":["Chu, T."],"year":1986,"bibtype":"article","biburl":"http://www.bibsonomy.org/bib/author/Tam?items=1000","bibdata":{"bibtype":"article","type":"article","added-at":"2013-09-30T00:00:00.000+0200","author":[{"propositions":[],"lastnames":["Chu"],"firstnames":["Tam-Anh"],"suffixes":[]}],"biburl":"http://www.bibsonomy.org/bibtex/2304e80db50dd630ea68abf96e4518ae6/dblp","ee":"http://dx.doi.org/10.1016/S0167-9260(86)80002-5","interhash":"dad686788b75073e9289b27620629406","intrahash":"304e80db50dd630ea68abf96e4518ae6","journal":"Integration","keywords":"dblp","number":"2","pages":"99-113","timestamp":"2013-10-01T11:35:06.000+0200","title":"On the models for designing VLSI asynchronous digital systems.","url":"http://dblp.uni-trier.de/db/journals/integration/integration4.html#Chu86","volume":"4","year":"1986","bibtex":"@article{journals/integration/Chu86,\n added-at = {2013-09-30T00:00:00.000+0200},\n author = {Chu, Tam-Anh},\n biburl = {http://www.bibsonomy.org/bibtex/2304e80db50dd630ea68abf96e4518ae6/dblp},\n ee = {http://dx.doi.org/10.1016/S0167-9260(86)80002-5},\n interhash = {dad686788b75073e9289b27620629406},\n intrahash = {304e80db50dd630ea68abf96e4518ae6},\n journal = {Integration},\n keywords = {dblp},\n number = 2,\n pages = {99-113},\n timestamp = {2013-10-01T11:35:06.000+0200},\n title = {On the models for designing VLSI asynchronous digital systems.},\n url = {http://dblp.uni-trier.de/db/journals/integration/integration4.html#Chu86},\n volume = 4,\n year = 1986\n}\n\n","author_short":["Chu, T."],"key":"journals/integration/Chu86","id":"journals/integration/Chu86","bibbaseid":"chu-onthemodelsfordesigningvlsiasynchronousdigitalsystems-1986","role":"author","urls":{"Link":"http://dx.doi.org/10.1016/S0167-9260(86)80002-5","Paper":"http://dblp.uni-trier.de/db/journals/integration/integration4.html#Chu86"},"keyword":["dblp"],"downloads":0},"search_terms":["models","designing","vlsi","asynchronous","digital","systems","chu"],"keywords":["dblp"],"authorIDs":[],"dataSources":["GinAz5S4xTcJmhpWm"]}