@article{journals/tcad/CiesielskiK87,
  added-at = {2012-02-24T00:00:00.000+0100},
  author = {Ciesielski, Maciej J. and Kinnen, Edwin},
  biburl = {https://www.bibsonomy.org/bibtex/2e4e690ca648ee7c47b9841b8529ffc4a/dblp},
  ee = {http://dx.doi.org/10.1109/TCAD.1987.1270246},
  interhash = {593359bae52deb5fb013896739fa2c6d},
  intrahash = {e4e690ca648ee7c47b9841b8529ffc4a},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  keywords = {dblp},
  number = 1,
  pages = {55-66},
  timestamp = {2012-02-28T11:34:58.000+0100},
  title = {Digraph Relaxation for 2-Dimensional Placement of IC Blocks.},
  url = {http://dblp.uni-trier.de/db/journals/tcad/tcad6.html#CiesielskiK87},
  volume = 6,
  year = 1987
}

{"_id":"4gjbZvzjAnX8W6omn","bibbaseid":"ciesielski-kinnen-digraphrelaxationfor2dimensionalplacementoficblocks-1987","authorIDs":["5dcdc5f178619fde010000b3"],"author_short":["Ciesielski, M. J.","Kinnen, E."],"bibdata":{"bibtype":"article","type":"article","added-at":"2012-02-24T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Ciesielski"],"firstnames":["Maciej","J."],"suffixes":[]},{"propositions":[],"lastnames":["Kinnen"],"firstnames":["Edwin"],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/2e4e690ca648ee7c47b9841b8529ffc4a/dblp","ee":"http://dx.doi.org/10.1109/TCAD.1987.1270246","interhash":"593359bae52deb5fb013896739fa2c6d","intrahash":"e4e690ca648ee7c47b9841b8529ffc4a","journal":"IEEE Trans. on CAD of Integrated Circuits and Systems","keywords":"dblp","number":"1","pages":"55-66","timestamp":"2012-02-28T11:34:58.000+0100","title":"Digraph Relaxation for 2-Dimensional Placement of IC Blocks.","url":"http://dblp.uni-trier.de/db/journals/tcad/tcad6.html#CiesielskiK87","volume":"6","year":"1987","bibtex":"@article{journals/tcad/CiesielskiK87,\n added-at = {2012-02-24T00:00:00.000+0100},\n author = {Ciesielski, Maciej J. and Kinnen, Edwin},\n biburl = {https://www.bibsonomy.org/bibtex/2e4e690ca648ee7c47b9841b8529ffc4a/dblp},\n ee = {http://dx.doi.org/10.1109/TCAD.1987.1270246},\n interhash = {593359bae52deb5fb013896739fa2c6d},\n intrahash = {e4e690ca648ee7c47b9841b8529ffc4a},\n journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},\n keywords = {dblp},\n number = 1,\n pages = {55-66},\n timestamp = {2012-02-28T11:34:58.000+0100},\n title = {Digraph Relaxation for 2-Dimensional Placement of IC Blocks.},\n url = {http://dblp.uni-trier.de/db/journals/tcad/tcad6.html#CiesielskiK87},\n volume = 6,\n year = 1987\n}\n\n","author_short":["Ciesielski, M. J.","Kinnen, E."],"key":"journals/tcad/CiesielskiK87","id":"journals/tcad/CiesielskiK87","bibbaseid":"ciesielski-kinnen-digraphrelaxationfor2dimensionalplacementoficblocks-1987","role":"author","urls":{"Link":"http://dx.doi.org/10.1109/TCAD.1987.1270246","Paper":"http://dblp.uni-trier.de/db/journals/tcad/tcad6.html#CiesielskiK87"},"keyword":["dblp"],"downloads":0,"html":""},"bibtype":"article","biburl":"http://www.bibsonomy.org/bib/author/Maciej ciesielski?items=1000","creationDate":"2019-11-14T21:24:01.426Z","downloads":0,"keywords":["dblp"],"search_terms":["digraph","relaxation","dimensional","placement","blocks","ciesielski","kinnen"],"title":"Digraph Relaxation for 2-Dimensional Placement of IC Blocks.","year":1987,"dataSources":["4afdeGY8cGceGP6Kx"]}