Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture. Deshmukh, U. & Sahula, V. In 2010 IEEE Computer Society Annual Symposium on VLSI, pages 351-356, 7, 2010. IEEE.
![Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture [pdf]](https://bibbase.org/img/filetypes/pdf.svg "pdf")
Paper ![Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture [link]](https://bibbase.org/img/filetypes/link.svg "link")
Website doi abstract bibtex
Paper Website doi abstract bibtex Concurrent communication architectures are essential in order to meet ever increasing demand for higher performance of modern-day System-on-Chip (SoC) applications. The behavior of such communication architectures is usually complex and difficult to model. This paper presents a formal modeling approach based on Stochastic Automata Network (SAN) for efficient performance evaluation of concurrent communication architectures. We use functional and synchronizing transitions of the SAN model to describe interaction among concurrent components of these architectures. We propose model for Network-on-Chip (NoC) architecture, and our modeling approach is able to provide evaluation of performance parameters viz. throughput and rate of accepted traffic for mesh, Torus and butterfly Fat Tree topologies. The proposed modeling approach is not only efficient and accurate but also requires lesser modeling efforts.
@inproceedings{
title = {Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture},
type = {inproceedings},
year = {2010},
keywords = {Automata,Computer architecture,Mathematical model,NoC,Routing,Stochastic automata network,Storage area networks,System-on-a-chip,Topology,Torus topology,butterfly Fat Tree topology,mesh topology,network-on-chip,network-on-chip communication architecture,performance evaluation,reconfigurable architectures,stochastic automata,stochastic automata network},
pages = {351-356},
websites = {http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=5572800},
month = {7},
publisher = {IEEE},
id = {870a6c49-4fce-35fd-b8b2-1656c5bc4d34},
created = {2016-04-21T16:39:32.000Z},
accessed = {2015-12-15},
file_attached = {true},
profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},
last_modified = {2017-03-14T01:22:09.162Z},
read = {false},
starred = {false},
authored = {true},
confirmed = {true},
hidden = {false},
citation_key = {Deshmukh2010a},
short_title = {VLSI (ISVLSI), 2010 IEEE Computer Society Annual S},
private_publication = {false},
abstract = {Concurrent communication architectures are essential in order to meet ever increasing demand for higher performance of modern-day System-on-Chip (SoC) applications. The behavior of such communication architectures is usually complex and difficult to model. This paper presents a formal modeling approach based on Stochastic Automata Network (SAN) for efficient performance evaluation of concurrent communication architectures. We use functional and synchronizing transitions of the SAN model to describe interaction among concurrent components of these architectures. We propose model for Network-on-Chip (NoC) architecture, and our modeling approach is able to provide evaluation of performance parameters viz. throughput and rate of accepted traffic for mesh, Torus and butterfly Fat Tree topologies. The proposed modeling approach is not only efficient and accurate but also requires lesser modeling efforts.},
bibtype = {inproceedings},
author = {Deshmukh, Ulhas and Sahula, Vineet},
doi = {10.1109/ISVLSI.2010.97},
booktitle = {2010 IEEE Computer Society Annual Symposium on VLSI}
}Downloads: 0
{"_id":"SdQjdmGYtoDXWbfut","bibbaseid":"deshmukh-sahula-stochasticautomatanetworkbasedapproachforperformanceevaluationofnetworkonchipcommunicationarchitecture-2010","author_short":["Deshmukh, U.","Sahula, V."],"bibdata":{"title":"Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture","type":"inproceedings","year":"2010","keywords":"Automata,Computer architecture,Mathematical model,NoC,Routing,Stochastic automata network,Storage area networks,System-on-a-chip,Topology,Torus topology,butterfly Fat Tree topology,mesh topology,network-on-chip,network-on-chip communication architecture,performance evaluation,reconfigurable architectures,stochastic automata,stochastic automata network","pages":"351-356","websites":"http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=5572800","month":"7","publisher":"IEEE","id":"870a6c49-4fce-35fd-b8b2-1656c5bc4d34","created":"2016-04-21T16:39:32.000Z","accessed":"2015-12-15","file_attached":"true","profile_id":"03d2ca17-6bde-3cfe-95de-fcbe4f21507b","last_modified":"2017-03-14T01:22:09.162Z","read":false,"starred":false,"authored":"true","confirmed":"true","hidden":false,"citation_key":"Deshmukh2010a","short_title":"VLSI (ISVLSI), 2010 IEEE Computer Society Annual S","private_publication":false,"abstract":"Concurrent communication architectures are essential in order to meet ever increasing demand for higher performance of modern-day System-on-Chip (SoC) applications. The behavior of such communication architectures is usually complex and difficult to model. This paper presents a formal modeling approach based on Stochastic Automata Network (SAN) for efficient performance evaluation of concurrent communication architectures. We use functional and synchronizing transitions of the SAN model to describe interaction among concurrent components of these architectures. We propose model for Network-on-Chip (NoC) architecture, and our modeling approach is able to provide evaluation of performance parameters viz. throughput and rate of accepted traffic for mesh, Torus and butterfly Fat Tree topologies. The proposed modeling approach is not only efficient and accurate but also requires lesser modeling efforts.","bibtype":"inproceedings","author":"Deshmukh, Ulhas and Sahula, Vineet","doi":"10.1109/ISVLSI.2010.97","booktitle":"2010 IEEE Computer Society Annual Symposium on VLSI","bibtex":"@inproceedings{\n title = {Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture},\n type = {inproceedings},\n year = {2010},\n keywords = {Automata,Computer architecture,Mathematical model,NoC,Routing,Stochastic automata network,Storage area networks,System-on-a-chip,Topology,Torus topology,butterfly Fat Tree topology,mesh topology,network-on-chip,network-on-chip communication architecture,performance evaluation,reconfigurable architectures,stochastic automata,stochastic automata network},\n pages = {351-356},\n websites = {http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=5572800},\n month = {7},\n publisher = {IEEE},\n id = {870a6c49-4fce-35fd-b8b2-1656c5bc4d34},\n created = {2016-04-21T16:39:32.000Z},\n accessed = {2015-12-15},\n file_attached = {true},\n profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},\n last_modified = {2017-03-14T01:22:09.162Z},\n read = {false},\n starred = {false},\n authored = {true},\n confirmed = {true},\n hidden = {false},\n citation_key = {Deshmukh2010a},\n short_title = {VLSI (ISVLSI), 2010 IEEE Computer Society Annual S},\n private_publication = {false},\n abstract = {Concurrent communication architectures are essential in order to meet ever increasing demand for higher performance of modern-day System-on-Chip (SoC) applications. The behavior of such communication architectures is usually complex and difficult to model. This paper presents a formal modeling approach based on Stochastic Automata Network (SAN) for efficient performance evaluation of concurrent communication architectures. We use functional and synchronizing transitions of the SAN model to describe interaction among concurrent components of these architectures. We propose model for Network-on-Chip (NoC) architecture, and our modeling approach is able to provide evaluation of performance parameters viz. throughput and rate of accepted traffic for mesh, Torus and butterfly Fat Tree topologies. The proposed modeling approach is not only efficient and accurate but also requires lesser modeling efforts.},\n bibtype = {inproceedings},\n author = {Deshmukh, Ulhas and Sahula, Vineet},\n doi = {10.1109/ISVLSI.2010.97},\n booktitle = {2010 IEEE Computer Society Annual Symposium on VLSI}\n}","author_short":["Deshmukh, U.","Sahula, V."],"urls":{"Paper":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b/file/402bd722-4572-6bcb-1177-5648d93940bb/2010-Stochastic_Automata_Network_Based_Approach_for_Performance_Evaluation_of_Network-on-Chip_Communication_Architecture.pdf.pdf","Website":"http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=5572800"},"biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","bibbaseid":"deshmukh-sahula-stochasticautomatanetworkbasedapproachforperformanceevaluationofnetworkonchipcommunicationarchitecture-2010","role":"author","keyword":["Automata","Computer architecture","Mathematical model","NoC","Routing","Stochastic automata network","Storage area networks","System-on-a-chip","Topology","Torus topology","butterfly Fat Tree topology","mesh topology","network-on-chip","network-on-chip communication architecture","performance evaluation","reconfigurable architectures","stochastic automata","stochastic automata network"],"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","dataSources":["foRZzjCMmTPmTF8eH","ya2CyA73rpZseyrZ8"],"keywords":["automata","computer architecture","mathematical model","noc","routing","stochastic automata network","storage area networks","system-on-a-chip","topology","torus topology","butterfly fat tree topology","mesh topology","network-on-chip","network-on-chip communication architecture","performance evaluation","reconfigurable architectures","stochastic automata","stochastic automata network"],"search_terms":["stochastic","automata","network","based","approach","performance","evaluation","network","chip","communication","architecture","deshmukh","sahula"],"title":"Stochastic Automata Network Based Approach for Performance Evaluation of Network-on-Chip Communication Architecture","year":2010}