Electrical Transport at Room and Low Temperature in 3D Vertically Stacked SiGe and SiGeC Nanowires. Diab, A., Saracco, E., Ionica, I., Bonafos, C., Damlencourt, J. F., Lee, J., & Cristoloveanu, S. Journal of the Electrochemical Society, 159(4):H467–H472, 2012. WOS:000300488300102doi abstract bibtex In order to improve device performance, recent trends in microelectronics are to explore nanowire gate-all-around structures and alternative channel materials with superior properties. In this paper, we investigate the electrical transport properties, at room and low temperature, in as-grown three-dimensional (3D) vertically stacked germanium (Ge)-enriched nanowires. Measurements using the Pseudo-MOSFET (Psi-MOSFET) concept show that the transport in gateless nanowires is controlled by the voltage applied on the substrate, as in a MOS transistor. Interestingly, the substrate bias effect depends on the designed geometry of the nanowire. In nanowires with high width/length aspect ratio, we show the possibility of turning on both electron and hole channels. For nanowires with small width/length ratio, only the hole channel is visible. The impact of series resistance on the drain current level is reported. Transport modification with the concentration of germanium in the nanostructures is also discussed. Low-temperature measurements show the variation of electrical parameters such as threshold voltage, flatband voltage, subthreshold swing and mobility. The transport properties in multi-parallel stacked nanowire are addressed. (C) 2012 The Electrochemical Society. [DOI: 10.1149/2.005205jes] All rights reserved.
@article{diab_electrical_2012,
title = {Electrical {Transport} at {Room} and {Low} {Temperature} in {3D} {Vertically} {Stacked} {SiGe} and {SiGeC} {Nanowires}},
volume = {159},
issn = {0013-4651},
doi = {10.1149/2.005205jes},
abstract = {In order to improve device performance, recent trends in microelectronics are to explore nanowire gate-all-around structures and alternative channel materials with superior properties. In this paper, we investigate the electrical transport properties, at room and low temperature, in as-grown three-dimensional (3D) vertically stacked germanium (Ge)-enriched nanowires. Measurements using the Pseudo-MOSFET (Psi-MOSFET) concept show that the transport in gateless nanowires is controlled by the voltage applied on the substrate, as in a MOS transistor. Interestingly, the substrate bias effect depends on the designed geometry of the nanowire. In nanowires with high width/length aspect ratio, we show the possibility of turning on both electron and hole channels. For nanowires with small width/length ratio, only the hole channel is visible. The impact of series resistance on the drain current level is reported. Transport modification with the concentration of germanium in the nanostructures is also discussed. Low-temperature measurements show the variation of electrical parameters such as threshold voltage, flatband voltage, subthreshold swing and mobility. The transport properties in multi-parallel stacked nanowire are addressed. (C) 2012 The Electrochemical Society. [DOI: 10.1149/2.005205jes] All rights reserved.},
language = {English},
number = {4},
journal = {Journal of the Electrochemical Society},
author = {Diab, A. and Saracco, E. and Ionica, I. and Bonafos, C. and Damlencourt, J. F. and Lee, J.-H. and Cristoloveanu, S.},
year = {2012},
note = {WOS:000300488300102},
keywords = {PERFORMANCE, Transistors, devices, mobility, operation, parameter extraction, wafers},
pages = {H467--H472},
}
Downloads: 0
{"_id":{"_str":"534297d80e946d920a0020df"},"__v":1,"authorIDs":[],"author_short":["Diab, A.","Saracco, E.","Ionica, I.","Bonafos, C.","Damlencourt, J. F.","Lee, J.","Cristoloveanu, S."],"bibbaseid":"diab-saracco-ionica-bonafos-damlencourt-lee-cristoloveanu-electricaltransportatroomandlowtemperaturein3dverticallystackedsigeandsigecnanowires-2012","bibdata":{"bibtype":"article","type":"article","title":"Electrical Transport at Room and Low Temperature in 3D Vertically Stacked SiGe and SiGeC Nanowires","volume":"159","issn":"0013-4651","doi":"10.1149/2.005205jes","abstract":"In order to improve device performance, recent trends in microelectronics are to explore nanowire gate-all-around structures and alternative channel materials with superior properties. In this paper, we investigate the electrical transport properties, at room and low temperature, in as-grown three-dimensional (3D) vertically stacked germanium (Ge)-enriched nanowires. Measurements using the Pseudo-MOSFET (Psi-MOSFET) concept show that the transport in gateless nanowires is controlled by the voltage applied on the substrate, as in a MOS transistor. Interestingly, the substrate bias effect depends on the designed geometry of the nanowire. In nanowires with high width/length aspect ratio, we show the possibility of turning on both electron and hole channels. For nanowires with small width/length ratio, only the hole channel is visible. The impact of series resistance on the drain current level is reported. Transport modification with the concentration of germanium in the nanostructures is also discussed. Low-temperature measurements show the variation of electrical parameters such as threshold voltage, flatband voltage, subthreshold swing and mobility. The transport properties in multi-parallel stacked nanowire are addressed. (C) 2012 The Electrochemical Society. [DOI: 10.1149/2.005205jes] All rights reserved.","language":"English","number":"4","journal":"Journal of the Electrochemical Society","author":[{"propositions":[],"lastnames":["Diab"],"firstnames":["A."],"suffixes":[]},{"propositions":[],"lastnames":["Saracco"],"firstnames":["E."],"suffixes":[]},{"propositions":[],"lastnames":["Ionica"],"firstnames":["I."],"suffixes":[]},{"propositions":[],"lastnames":["Bonafos"],"firstnames":["C."],"suffixes":[]},{"propositions":[],"lastnames":["Damlencourt"],"firstnames":["J.","F."],"suffixes":[]},{"propositions":[],"lastnames":["Lee"],"firstnames":["J.-H."],"suffixes":[]},{"propositions":[],"lastnames":["Cristoloveanu"],"firstnames":["S."],"suffixes":[]}],"year":"2012","note":"WOS:000300488300102","keywords":"PERFORMANCE, Transistors, devices, mobility, operation, parameter extraction, wafers","pages":"H467–H472","bibtex":"@article{diab_electrical_2012,\n\ttitle = {Electrical {Transport} at {Room} and {Low} {Temperature} in {3D} {Vertically} {Stacked} {SiGe} and {SiGeC} {Nanowires}},\n\tvolume = {159},\n\tissn = {0013-4651},\n\tdoi = {10.1149/2.005205jes},\n\tabstract = {In order to improve device performance, recent trends in microelectronics are to explore nanowire gate-all-around structures and alternative channel materials with superior properties. In this paper, we investigate the electrical transport properties, at room and low temperature, in as-grown three-dimensional (3D) vertically stacked germanium (Ge)-enriched nanowires. Measurements using the Pseudo-MOSFET (Psi-MOSFET) concept show that the transport in gateless nanowires is controlled by the voltage applied on the substrate, as in a MOS transistor. Interestingly, the substrate bias effect depends on the designed geometry of the nanowire. In nanowires with high width/length aspect ratio, we show the possibility of turning on both electron and hole channels. For nanowires with small width/length ratio, only the hole channel is visible. The impact of series resistance on the drain current level is reported. Transport modification with the concentration of germanium in the nanostructures is also discussed. Low-temperature measurements show the variation of electrical parameters such as threshold voltage, flatband voltage, subthreshold swing and mobility. The transport properties in multi-parallel stacked nanowire are addressed. (C) 2012 The Electrochemical Society. [DOI: 10.1149/2.005205jes] All rights reserved.},\n\tlanguage = {English},\n\tnumber = {4},\n\tjournal = {Journal of the Electrochemical Society},\n\tauthor = {Diab, A. and Saracco, E. and Ionica, I. and Bonafos, C. and Damlencourt, J. F. and Lee, J.-H. and Cristoloveanu, S.},\n\tyear = {2012},\n\tnote = {WOS:000300488300102},\n\tkeywords = {PERFORMANCE, Transistors, devices, mobility, operation, parameter extraction, wafers},\n\tpages = {H467--H472},\n}\n\n","author_short":["Diab, A.","Saracco, E.","Ionica, I.","Bonafos, C.","Damlencourt, J. F.","Lee, J.","Cristoloveanu, S."],"key":"diab_electrical_2012","id":"diab_electrical_2012","bibbaseid":"diab-saracco-ionica-bonafos-damlencourt-lee-cristoloveanu-electricaltransportatroomandlowtemperaturein3dverticallystackedsigeandsigecnanowires-2012","role":"author","urls":{},"keyword":["PERFORMANCE","Transistors","devices","mobility","operation","parameter extraction","wafers"],"metadata":{"authorlinks":{}},"html":""},"bibtype":"article","biburl":"https://bibbase.org/zotero/spintextures","downloads":0,"keywords":["performance","transistors","devices","mobility","operation","parameter extraction","wafers"],"search_terms":["electrical","transport","room","low","temperature","vertically","stacked","sige","sigec","nanowires","diab","saracco","ionica","bonafos","damlencourt","lee","cristoloveanu"],"title":"Electrical Transport at Room and Low Temperature in 3D Vertically Stacked SiGe and SiGeC Nanowires","year":2012,"dataSources":["nLho29PvMiq3Di5k6","rXHvWQJHcL8ctHS4s"]}