@inproceedings{ conf/itc/EberleMMM96,
  added-at = {2012-02-08T00:00:00.000+0100},
  author = {Eberle, Tom and McVay, Robert and Meyers, Chris and Moore, Jason},
  biburl = {http://www.bibsonomy.org/bibtex/2cf3dc8b08b8356e1d916302887364b49/dblp},
  booktitle = {ITC},
  crossref = {conf/itc/1996},
  ee = {http://doi.ieeecomputersociety.org/10.1109/TEST.1996.557133},
  interhash = {f3a61640c012904c16102f653f5ca17e},
  intrahash = {cf3dc8b08b8356e1d916302887364b49},
  isbn = {0-7803-3541-4},
  keywords = {dblp},
  pages = {741-750},
  publisher = {IEEE Computer Society},
  title = {ASIC BIST Synthesis: A VHDL Approach.},
  url = {http://dblp.uni-trier.de/db/conf/itc/itc1996.html#EberleMMM96},
  year = {1996}
}

{"_id":"oDTeq55PFimWiPLg6","bibbaseid":"eberle-mcvay-meyers-moore-asicbistsynthesisavhdlapproach-1996","downloads":0,"creationDate":"2015-03-12T16:55:37.650Z","title":"ASIC BIST Synthesis: A VHDL Approach.","author_short":["Eberle, T.","McVay, R.","Meyers, C.","Moore, J."],"year":1996,"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/moore?items=1000","bibdata":{"added-at":"2012-02-08T00:00:00.000+0100","author":["Eberle, Tom","McVay, Robert","Meyers, Chris","Moore, Jason"],"author_short":["Eberle, T.","McVay, R.","Meyers, C.","Moore, J."],"bibtex":"@inproceedings{ conf/itc/EberleMMM96,\n added-at = {2012-02-08T00:00:00.000+0100},\n author = {Eberle, Tom and McVay, Robert and Meyers, Chris and Moore, Jason},\n biburl = {http://www.bibsonomy.org/bibtex/2cf3dc8b08b8356e1d916302887364b49/dblp},\n booktitle = {ITC},\n crossref = {conf/itc/1996},\n ee = {http://doi.ieeecomputersociety.org/10.1109/TEST.1996.557133},\n interhash = {f3a61640c012904c16102f653f5ca17e},\n intrahash = {cf3dc8b08b8356e1d916302887364b49},\n isbn = {0-7803-3541-4},\n keywords = {dblp},\n pages = {741-750},\n publisher = {IEEE Computer Society},\n title = {ASIC BIST Synthesis: A VHDL Approach.},\n url = {http://dblp.uni-trier.de/db/conf/itc/itc1996.html#EberleMMM96},\n year = {1996}\n}","bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bibtex/2cf3dc8b08b8356e1d916302887364b49/dblp","booktitle":"ITC","crossref":"conf/itc/1996","ee":"http://doi.ieeecomputersociety.org/10.1109/TEST.1996.557133","id":"conf/itc/EberleMMM96","interhash":"f3a61640c012904c16102f653f5ca17e","intrahash":"cf3dc8b08b8356e1d916302887364b49","isbn":"0-7803-3541-4","key":"conf/itc/EberleMMM96","keywords":"dblp","pages":"741-750","publisher":"IEEE Computer Society","title":"ASIC BIST Synthesis: A VHDL Approach.","type":"inproceedings","url":"http://dblp.uni-trier.de/db/conf/itc/itc1996.html#EberleMMM96","year":"1996","bibbaseid":"eberle-mcvay-meyers-moore-asicbistsynthesisavhdlapproach-1996","role":"author","urls":{"Link":"http://doi.ieeecomputersociety.org/10.1109/TEST.1996.557133","Paper":"http://dblp.uni-trier.de/db/conf/itc/itc1996.html#EberleMMM96"},"keyword":["dblp"],"downloads":0},"search_terms":["asic","bist","synthesis","vhdl","approach","eberle","mcvay","meyers","moore"],"keywords":["dblp"],"authorIDs":[],"dataSources":["CNaPQFuj8cuTCPAK7"]}