A low-voltage low-power CMOS analog adaptive equalizer for UTP-5 cables. Fayed, A. & Ismail, M. IEEE Transactions on Circuits and Systems I: Regular Papers, 2008. abstract bibtex An analog adaptive equalizer based on a feed-forward architecture is implemented in 0.18-μ digital CMOS process. The equalizer is implemented with only digital core devices and operates at 125 Mbps over Unshielded-Twisted-Pair Category-5 cable of up to 100 m. Novel low-power circuit and system techniques resulted in 3.7-mW total power consumption and supply voltage operation as low as 1.6 V. The maximum peak-to-peak jitter at the output of the equalizer (including the transmit path driver) under all cable length is 0.33 UI. The total area of the equalizer is 27738 μ 2 . © 2008 IEEE.
@article{
title = {A low-voltage low-power CMOS analog adaptive equalizer for UTP-5 cables},
type = {article},
year = {2008},
identifiers = {[object Object]},
keywords = {Adaptive equalizers,Adaptive filters,CMOS integrated circuits,Intersymbol interference (ISI),Transceivers},
volume = {55},
id = {b9fc6223-cade-325a-a138-631117b4992d},
created = {2017-12-04T05:34:48.282Z},
file_attached = {false},
profile_id = {99d7e05e-a704-3549-ada2-dfc74a2d55ec},
last_modified = {2017-12-04T05:34:48.282Z},
read = {false},
starred = {false},
authored = {true},
confirmed = {false},
hidden = {false},
private_publication = {false},
abstract = {An analog adaptive equalizer based on a feed-forward architecture is implemented in 0.18-μ digital CMOS process. The equalizer is implemented with only digital core devices and operates at 125 Mbps over Unshielded-Twisted-Pair Category-5 cable of up to 100 m. Novel low-power circuit and system techniques resulted in 3.7-mW total power consumption and supply voltage operation as low as 1.6 V. The maximum peak-to-peak jitter at the output of the equalizer (including the transmit path driver) under all cable length is 0.33 UI. The total area of the equalizer is 27738 μ 2 . © 2008 IEEE.},
bibtype = {article},
author = {Fayed, A.A. and Ismail, M.},
journal = {IEEE Transactions on Circuits and Systems I: Regular Papers},
number = {2}
}
Downloads: 0
{"_id":"duNqg7i7oXzhWstgz","bibbaseid":"fayed-ismail-alowvoltagelowpowercmosanalogadaptiveequalizerforutp5cables-2008","downloads":0,"creationDate":"2018-11-02T20:16:34.410Z","title":"A low-voltage low-power CMOS analog adaptive equalizer for UTP-5 cables","author_short":["Fayed, A.","Ismail, M."],"year":2008,"bibtype":"article","biburl":null,"bibdata":{"title":"A low-voltage low-power CMOS analog adaptive equalizer for UTP-5 cables","type":"article","year":"2008","identifiers":"[object Object]","keywords":"Adaptive equalizers,Adaptive filters,CMOS integrated circuits,Intersymbol interference (ISI),Transceivers","volume":"55","id":"b9fc6223-cade-325a-a138-631117b4992d","created":"2017-12-04T05:34:48.282Z","file_attached":false,"profile_id":"99d7e05e-a704-3549-ada2-dfc74a2d55ec","last_modified":"2017-12-04T05:34:48.282Z","read":false,"starred":false,"authored":"true","confirmed":false,"hidden":false,"private_publication":false,"abstract":"An analog adaptive equalizer based on a feed-forward architecture is implemented in 0.18-μ digital CMOS process. The equalizer is implemented with only digital core devices and operates at 125 Mbps over Unshielded-Twisted-Pair Category-5 cable of up to 100 m. Novel low-power circuit and system techniques resulted in 3.7-mW total power consumption and supply voltage operation as low as 1.6 V. The maximum peak-to-peak jitter at the output of the equalizer (including the transmit path driver) under all cable length is 0.33 UI. The total area of the equalizer is 27738 μ 2 . © 2008 IEEE.","bibtype":"article","author":"Fayed, A.A. and Ismail, M.","journal":"IEEE Transactions on Circuits and Systems I: Regular Papers","number":"2","bibtex":"@article{\n title = {A low-voltage low-power CMOS analog adaptive equalizer for UTP-5 cables},\n type = {article},\n year = {2008},\n identifiers = {[object Object]},\n keywords = {Adaptive equalizers,Adaptive filters,CMOS integrated circuits,Intersymbol interference (ISI),Transceivers},\n volume = {55},\n id = {b9fc6223-cade-325a-a138-631117b4992d},\n created = {2017-12-04T05:34:48.282Z},\n file_attached = {false},\n profile_id = {99d7e05e-a704-3549-ada2-dfc74a2d55ec},\n last_modified = {2017-12-04T05:34:48.282Z},\n read = {false},\n starred = {false},\n authored = {true},\n confirmed = {false},\n hidden = {false},\n private_publication = {false},\n abstract = {An analog adaptive equalizer based on a feed-forward architecture is implemented in 0.18-μ digital CMOS process. The equalizer is implemented with only digital core devices and operates at 125 Mbps over Unshielded-Twisted-Pair Category-5 cable of up to 100 m. Novel low-power circuit and system techniques resulted in 3.7-mW total power consumption and supply voltage operation as low as 1.6 V. The maximum peak-to-peak jitter at the output of the equalizer (including the transmit path driver) under all cable length is 0.33 UI. The total area of the equalizer is 27738 μ 2 . © 2008 IEEE.},\n bibtype = {article},\n author = {Fayed, A.A. and Ismail, M.},\n journal = {IEEE Transactions on Circuits and Systems I: Regular Papers},\n number = {2}\n}","author_short":["Fayed, A.","Ismail, M."],"bibbaseid":"fayed-ismail-alowvoltagelowpowercmosanalogadaptiveequalizerforutp5cables-2008","role":"author","urls":{},"keyword":["Adaptive equalizers","Adaptive filters","CMOS integrated circuits","Intersymbol interference (ISI)","Transceivers"],"downloads":0,"html":""},"search_terms":["low","voltage","low","power","cmos","analog","adaptive","equalizer","utp","cables","fayed","ismail"],"keywords":["adaptive equalizers","adaptive filters","cmos integrated circuits","intersymbol interference (isi)","transceivers"],"authorIDs":[]}