Detecting Cache-based Side Channel Attacks using Hardware Performance Counters

Detecting Cache-based Side Channel Attacks using Hardware Performance Counters. Ferracci, S. Master's thesis, Sapienza, University of Rome, 2019.
abstract bibtex

The remainder of this thesis is organized as follows. Chapter 2 provides an overview of optimization techniques introduced in order to speed up executions. The advantages and the disadvantages implicated by the optimization and the families of attacks that exploit them to read and/or write memory of the victim process are also discussed. Chapter 3 presents the hardware facilities used to detect the described attacks. Chapter 4 explains the methodology used to detect the attack techniques presented and how PMCs can be used for this purpose. Chapter 5 describes a possible implementation of the methodology. Finally, Chapter 6 concludes and sums up this thesis and discusses some possible future works. It discloses how our proposal can be enhanced for an extended support and possible directions for future work.

@MastersThesis{tFerr19,
  author   = {Ferracci, Serena},
  school   = {Sapienza, University of Rome},
  title    = {Detecting Cache-based Side Channel Attacks using Hardware Performance Counters},
  year     = {2019},
  type     = {mathesis},
  abstract = {The remainder of this thesis is organized as follows. Chapter 2 provides an overview of optimization techniques introduced in order to speed up executions. The advantages and the disadvantages implicated by the optimization and the families of attacks that exploit them to read and/or write memory of the victim process are also discussed. Chapter 3 presents the hardware facilities used to detect the described attacks. Chapter 4 explains the methodology used to detect the attack techniques presented and how PMCs can be used for this purpose. Chapter 5 describes a possible implementation of the methodology. Finally, Chapter 6 concludes and sums up this thesis and discusses some possible future works. It discloses how our proposal can be enhanced for an extended support and possible directions for future work.},
  comment  = {Supervisor: A. Pellegrini - Co-Supervisor: S. Carnà},
}

Downloads: 0

{"_id":"doDdh6Fh64tfwzhJY","bibbaseid":"ferracci-detectingcachebasedsidechannelattacksusinghardwareperformancecounters-2019","authorIDs":[],"author_short":["Ferracci, S."],"bibdata":{"bibtype":"mastersthesis","type":"mathesis","author":[{"propositions":[],"lastnames":["Ferracci"],"firstnames":["Serena"],"suffixes":[]}],"school":"Sapienza, University of Rome","title":"Detecting Cache-based Side Channel Attacks using Hardware Performance Counters","year":"2019","abstract":"The remainder of this thesis is organized as follows. Chapter 2 provides an overview of optimization techniques introduced in order to speed up executions. The advantages and the disadvantages implicated by the optimization and the families of attacks that exploit them to read and/or write memory of the victim process are also discussed. Chapter 3 presents the hardware facilities used to detect the described attacks. Chapter 4 explains the methodology used to detect the attack techniques presented and how PMCs can be used for this purpose. Chapter 5 describes a possible implementation of the methodology. Finally, Chapter 6 concludes and sums up this thesis and discusses some possible future works. It discloses how our proposal can be enhanced for an extended support and possible directions for future work.","comment":"Supervisor: A. Pellegrini - Co-Supervisor: S. Carnà","bibtex":"@MastersThesis{tFerr19,\n author = {Ferracci, Serena},\n school = {Sapienza, University of Rome},\n title = {Detecting Cache-based Side Channel Attacks using Hardware Performance Counters},\n year = {2019},\n type = {mathesis},\n abstract = {The remainder of this thesis is organized as follows. Chapter 2 provides an overview of optimization techniques introduced in order to speed up executions. The advantages and the disadvantages implicated by the optimization and the families of attacks that exploit them to read and/or write memory of the victim process are also discussed. Chapter 3 presents the hardware facilities used to detect the described attacks. Chapter 4 explains the methodology used to detect the attack techniques presented and how PMCs can be used for this purpose. Chapter 5 describes a possible implementation of the methodology. Finally, Chapter 6 concludes and sums up this thesis and discusses some possible future works. It discloses how our proposal can be enhanced for an extended support and possible directions for future work.},\n comment = {Supervisor: A. Pellegrini - Co-Supervisor: S. Carnà},\n}\n\n","author_short":["Ferracci, S."],"key":"tFerr19","id":"tFerr19","bibbaseid":"ferracci-detectingcachebasedsidechannelattacksusinghardwareperformancecounters-2019","role":"author","urls":{},"downloads":0},"bibtype":"mastersthesis","biburl":"https://raw.githubusercontent.com/alessandropellegrini/alessandropellegrini.github.io/master/pubs.bib","creationDate":"2021-02-05T20:44:08.049Z","downloads":0,"keywords":[],"search_terms":["detecting","cache","based","side","channel","attacks","using","hardware","performance","counters","ferracci"],"title":"Detecting Cache-based Side Channel Attacks using Hardware Performance Counters","year":2019,"dataSources":["PcuRWp2nBdXHxwj7e"]}