@inproceedings{conf/date/FerrerGFAC04,
  added-at = {2015-11-11T00:00:00.000+0100},
  author = {Ferrer, Daniel and González, Ramiro and Fleitas, Roberto and Acle, Julio Pérez and Canetti, Rafael},
  biburl = {http://www.bibsonomy.org/bibtex/278a8c287cb3a3a5225c173e1bfff6eb8/dblp},
  booktitle = {DATE},
  crossref = {conf/date/2004},
  ee = {http://dl.acm.org/citation.cfm?id=969246},
  interhash = {4c2632f06f91138da486da5ef25fb430},
  intrahash = {78a8c287cb3a3a5225c173e1bfff6eb8},
  isbn = {0-7695-2085-5},
  keywords = {dblp},
  pages = {218-223},
  publisher = {IEEE Computer Society},
  timestamp = {2015-11-13T12:00:36.000+0100},
  title = {NeuroFPGA - Implementing Artificial Neural Networks on Programmable Logic Devices.},
  url = {http://dblp.uni-trier.de/db/conf/date/date2004-df.html#FerrerGFAC04},
  year = 2004
}

{"_id":"djsNwwR4snacEmEnE","bibbaseid":"ferrer-gonzlez-fleitas-acle-canetti-neurofpgaimplementingartificialneuralnetworksonprogrammablelogicdevices-2004","downloads":0,"creationDate":"2016-02-15T15:10:36.770Z","title":"NeuroFPGA - Implementing Artificial Neural Networks on Programmable Logic Devices.","author_short":["Ferrer, D.","González, R.","Fleitas, R.","Acle, J. P.","Canetti, R."],"year":2004,"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/pablo_j gonzalez?items=1000","bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2015-11-11T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Ferrer"],"firstnames":["Daniel"],"suffixes":[]},{"propositions":[],"lastnames":["González"],"firstnames":["Ramiro"],"suffixes":[]},{"propositions":[],"lastnames":["Fleitas"],"firstnames":["Roberto"],"suffixes":[]},{"propositions":[],"lastnames":["Acle"],"firstnames":["Julio","Pérez"],"suffixes":[]},{"propositions":[],"lastnames":["Canetti"],"firstnames":["Rafael"],"suffixes":[]}],"biburl":"http://www.bibsonomy.org/bibtex/278a8c287cb3a3a5225c173e1bfff6eb8/dblp","booktitle":"DATE","crossref":"conf/date/2004","ee":"http://dl.acm.org/citation.cfm?id=969246","interhash":"4c2632f06f91138da486da5ef25fb430","intrahash":"78a8c287cb3a3a5225c173e1bfff6eb8","isbn":"0-7695-2085-5","keywords":"dblp","pages":"218-223","publisher":"IEEE Computer Society","timestamp":"2015-11-13T12:00:36.000+0100","title":"NeuroFPGA - Implementing Artificial Neural Networks on Programmable Logic Devices.","url":"http://dblp.uni-trier.de/db/conf/date/date2004-df.html#FerrerGFAC04","year":"2004","bibtex":"@inproceedings{conf/date/FerrerGFAC04,\n added-at = {2015-11-11T00:00:00.000+0100},\n author = {Ferrer, Daniel and González, Ramiro and Fleitas, Roberto and Acle, Julio Pérez and Canetti, Rafael},\n biburl = {http://www.bibsonomy.org/bibtex/278a8c287cb3a3a5225c173e1bfff6eb8/dblp},\n booktitle = {DATE},\n crossref = {conf/date/2004},\n ee = {http://dl.acm.org/citation.cfm?id=969246},\n interhash = {4c2632f06f91138da486da5ef25fb430},\n intrahash = {78a8c287cb3a3a5225c173e1bfff6eb8},\n isbn = {0-7695-2085-5},\n keywords = {dblp},\n pages = {218-223},\n publisher = {IEEE Computer Society},\n timestamp = {2015-11-13T12:00:36.000+0100},\n title = {NeuroFPGA - Implementing Artificial Neural Networks on Programmable Logic Devices.},\n url = {http://dblp.uni-trier.de/db/conf/date/date2004-df.html#FerrerGFAC04},\n year = 2004\n}\n\n","author_short":["Ferrer, D.","González, R.","Fleitas, R.","Acle, J. P.","Canetti, R."],"key":"conf/date/FerrerGFAC04","id":"conf/date/FerrerGFAC04","bibbaseid":"ferrer-gonzlez-fleitas-acle-canetti-neurofpgaimplementingartificialneuralnetworksonprogrammablelogicdevices-2004","role":"author","urls":{"Link":"http://dl.acm.org/citation.cfm?id=969246","Paper":"http://dblp.uni-trier.de/db/conf/date/date2004-df.html#FerrerGFAC04"},"keyword":["dblp"],"downloads":0},"search_terms":["neurofpga","implementing","artificial","neural","networks","programmable","logic","devices","ferrer","gonzález","fleitas","acle","canetti"],"keywords":["dblp"],"authorIDs":[],"dataSources":["4EyiD7ZkZehbHrzbX"]}