@inproceedings{conf/isca/FoutrisGVG13,
  added-at = {2016-01-15T00:00:00.000+0100},
  author = {Foutris, Nikos and Gizopoulos, Dimitris and Vera, Xavier and González, Antonio},
  biburl = {http://www.bibsonomy.org/bibtex/207256cfdc821aa3838877440b3d7e696/dblp},
  booktitle = {ISCA},
  crossref = {conf/isca/2013},
  editor = {Mendelson, Avi},
  ee = {http://doi.acm.org/10.1145/2485922.2485976},
  interhash = {0a3212ccff16c89f126a2d6b5eb6a0e7},
  intrahash = {07256cfdc821aa3838877440b3d7e696},
  isbn = {978-1-4503-2079-5},
  keywords = {dblp},
  pages = {631-642},
  publisher = {ACM},
  timestamp = {2016-01-16T11:55:53.000+0100},
  title = {Deconfigurable microprocessor architectures for silicon debug acceleration.},
  url = {http://dblp.uni-trier.de/db/conf/isca/isca2013.html#FoutrisGVG13},
  year = 2013
}

{"_id":"H9MELzFCFGJuJkWHp","bibbaseid":"foutris-gizopoulos-vera-gonzlez-deconfigurablemicroprocessorarchitecturesforsilicondebugacceleration-2013","downloads":0,"creationDate":"2016-02-15T15:10:32.279Z","title":"Deconfigurable microprocessor architectures for silicon debug acceleration.","author_short":["Foutris, N.","Gizopoulos, D.","Vera, X.","González, A."],"year":2013,"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/pablo_j gonzalez?items=1000","bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2016-01-15T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Foutris"],"firstnames":["Nikos"],"suffixes":[]},{"propositions":[],"lastnames":["Gizopoulos"],"firstnames":["Dimitris"],"suffixes":[]},{"propositions":[],"lastnames":["Vera"],"firstnames":["Xavier"],"suffixes":[]},{"propositions":[],"lastnames":["González"],"firstnames":["Antonio"],"suffixes":[]}],"biburl":"http://www.bibsonomy.org/bibtex/207256cfdc821aa3838877440b3d7e696/dblp","booktitle":"ISCA","crossref":"conf/isca/2013","editor":[{"propositions":[],"lastnames":["Mendelson"],"firstnames":["Avi"],"suffixes":[]}],"ee":"http://doi.acm.org/10.1145/2485922.2485976","interhash":"0a3212ccff16c89f126a2d6b5eb6a0e7","intrahash":"07256cfdc821aa3838877440b3d7e696","isbn":"978-1-4503-2079-5","keywords":"dblp","pages":"631-642","publisher":"ACM","timestamp":"2016-01-16T11:55:53.000+0100","title":"Deconfigurable microprocessor architectures for silicon debug acceleration.","url":"http://dblp.uni-trier.de/db/conf/isca/isca2013.html#FoutrisGVG13","year":"2013","bibtex":"@inproceedings{conf/isca/FoutrisGVG13,\n added-at = {2016-01-15T00:00:00.000+0100},\n author = {Foutris, Nikos and Gizopoulos, Dimitris and Vera, Xavier and González, Antonio},\n biburl = {http://www.bibsonomy.org/bibtex/207256cfdc821aa3838877440b3d7e696/dblp},\n booktitle = {ISCA},\n crossref = {conf/isca/2013},\n editor = {Mendelson, Avi},\n ee = {http://doi.acm.org/10.1145/2485922.2485976},\n interhash = {0a3212ccff16c89f126a2d6b5eb6a0e7},\n intrahash = {07256cfdc821aa3838877440b3d7e696},\n isbn = {978-1-4503-2079-5},\n keywords = {dblp},\n pages = {631-642},\n publisher = {ACM},\n timestamp = {2016-01-16T11:55:53.000+0100},\n title = {Deconfigurable microprocessor architectures for silicon debug acceleration.},\n url = {http://dblp.uni-trier.de/db/conf/isca/isca2013.html#FoutrisGVG13},\n year = 2013\n}\n\n","author_short":["Foutris, N.","Gizopoulos, D.","Vera, X.","González, A."],"editor_short":["Mendelson, A."],"key":"conf/isca/FoutrisGVG13","id":"conf/isca/FoutrisGVG13","bibbaseid":"foutris-gizopoulos-vera-gonzlez-deconfigurablemicroprocessorarchitecturesforsilicondebugacceleration-2013","role":"author","urls":{"Link":"http://doi.acm.org/10.1145/2485922.2485976","Paper":"http://dblp.uni-trier.de/db/conf/isca/isca2013.html#FoutrisGVG13"},"keyword":["dblp"],"downloads":0},"search_terms":["deconfigurable","microprocessor","architectures","silicon","debug","acceleration","foutris","gizopoulos","vera","gonzález"],"keywords":["dblp"],"authorIDs":[],"dataSources":["4EyiD7ZkZehbHrzbX"]}