Challenges in Implementing Cache-Based Side Channel Attacks on Modern Processors. Gajrani, J., Mazumdar, P., Sharma, S. A., & Menezes, B. In VLSI Design, pages 222-227, 2014. IEEE Computer Society. Link Paper bibtex @inproceedings{ conf/vlsid/GajraniMSM14,
added-at = {2015-04-20T00:00:00.000+0200},
author = {Gajrani, Jyoti and Mazumdar, Pooja and Sharma, Sampreet A. and Menezes, Bernard},
biburl = {http://www.bibsonomy.org/bibtex/28b032a35b587a870024915465e9398c6/dblp},
booktitle = {VLSI Design},
crossref = {conf/vlsid/2014},
ee = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.45},
interhash = {2bdabab3519cee59152c7524de624635},
intrahash = {8b032a35b587a870024915465e9398c6},
isbn = {978-1-4799-2513-1},
keywords = {dblp},
pages = {222-227},
publisher = {IEEE Computer Society},
title = {Challenges in Implementing Cache-Based Side Channel Attacks on Modern Processors.},
url = {http://dblp.uni-trier.de/db/conf/vlsid/vlsid2014.html#GajraniMSM14},
year = {2014}
}
Downloads: 0
{"_id":"L4ZjT3g2ECAFseyEG","bibbaseid":"gajrani-mazumdar-sharma-menezes-challengesinimplementingcachebasedsidechannelattacksonmodernprocessors-2014","downloads":0,"creationDate":"2015-05-07T12:05:06.715Z","title":"Challenges in Implementing Cache-Based Side Channel Attacks on Modern Processors.","author_short":["Gajrani, J.","Mazumdar, P.","Sharma, S.<nbsp>A.","Menezes, B."],"year":2014,"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/bernard?items=1000","bibdata":{"added-at":"2015-04-20T00:00:00.000+0200","author":["Gajrani, Jyoti","Mazumdar, Pooja","Sharma, Sampreet A.","Menezes, Bernard"],"author_short":["Gajrani, J.","Mazumdar, P.","Sharma, S.<nbsp>A.","Menezes, B."],"bibtex":"@inproceedings{ conf/vlsid/GajraniMSM14,\n added-at = {2015-04-20T00:00:00.000+0200},\n author = {Gajrani, Jyoti and Mazumdar, Pooja and Sharma, Sampreet A. and Menezes, Bernard},\n biburl = {http://www.bibsonomy.org/bibtex/28b032a35b587a870024915465e9398c6/dblp},\n booktitle = {VLSI Design},\n crossref = {conf/vlsid/2014},\n ee = {http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.45},\n interhash = {2bdabab3519cee59152c7524de624635},\n intrahash = {8b032a35b587a870024915465e9398c6},\n isbn = {978-1-4799-2513-1},\n keywords = {dblp},\n pages = {222-227},\n publisher = {IEEE Computer Society},\n title = {Challenges in Implementing Cache-Based Side Channel Attacks on Modern Processors.},\n url = {http://dblp.uni-trier.de/db/conf/vlsid/vlsid2014.html#GajraniMSM14},\n year = {2014}\n}","bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bibtex/28b032a35b587a870024915465e9398c6/dblp","booktitle":"VLSI Design","crossref":"conf/vlsid/2014","ee":"http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.45","id":"conf/vlsid/GajraniMSM14","interhash":"2bdabab3519cee59152c7524de624635","intrahash":"8b032a35b587a870024915465e9398c6","isbn":"978-1-4799-2513-1","key":"conf/vlsid/GajraniMSM14","keywords":"dblp","pages":"222-227","publisher":"IEEE Computer Society","title":"Challenges in Implementing Cache-Based Side Channel Attacks on Modern Processors.","type":"inproceedings","url":"http://dblp.uni-trier.de/db/conf/vlsid/vlsid2014.html#GajraniMSM14","year":"2014","bibbaseid":"gajrani-mazumdar-sharma-menezes-challengesinimplementingcachebasedsidechannelattacksonmodernprocessors-2014","role":"author","urls":{"Link":"http://doi.ieeecomputersociety.org/10.1109/VLSID.2014.45","Paper":"http://dblp.uni-trier.de/db/conf/vlsid/vlsid2014.html#GajraniMSM14"},"keyword":["dblp"],"downloads":0},"search_terms":["challenges","implementing","cache","based","side","channel","attacks","modern","processors","gajrani","mazumdar","sharma","menezes"],"keywords":["dblp"],"authorIDs":[],"dataSources":["wvAhRjakvxMweG8ZA"]}