On continuous-time incremental ΣΔ ADCs with extended range. Garcia, J., Rodriguez, S., & Rusu, A. IEEE Transactions on Instrumentation and Measurement, 2013.
abstract   bibtex   
In this paper, the use of continuous-time implementation in extended-range (ER) incremental sigma-delta analog-to-digital converters is analyzed in order to explore a possible solution to low-power multichannel applications. The operation principle, possible loop filter topologies, and critical issues are considered using a general approach. It is demonstrated that, in order to fully benefit from ER, careful attention has to be paid to the analog-digital transfer function mismatches. A third-order single-bit topology validates the theoretical analysis. Its performance is evaluated while the impact of key circuit nonidealities is quantified through behavioral-level simulations. It is shown that, by applying analog-digital mismatch compensation in the digital domain, it is possible to relax the amplifiers' finite gain-bandwidth product and finite dc gain requirements, thus allowing a power-conscious alternative. © 2012 IEEE.
@article{
 title = {On continuous-time incremental ΣΔ ADCs with extended range},
 type = {article},
 year = {2013},
 identifiers = {[object Object]},
 keywords = {A/D conversion,continuous time (CT),extended range (ER),incremental sigma-delta (σΔ) (IσΔ) analog-todigita},
 volume = {62},
 id = {feebaf46-fee4-33f4-afff-24c5580bcbb2},
 created = {2017-12-04T05:34:40.686Z},
 file_attached = {false},
 profile_id = {99d7e05e-a704-3549-ada2-dfc74a2d55ec},
 last_modified = {2017-12-04T05:34:40.686Z},
 read = {false},
 starred = {false},
 authored = {true},
 confirmed = {false},
 hidden = {false},
 private_publication = {false},
 abstract = {In this paper, the use of continuous-time implementation in extended-range (ER) incremental sigma-delta analog-to-digital converters is analyzed in order to explore a possible solution to low-power multichannel applications. The operation principle, possible loop filter topologies, and critical issues are considered using a general approach. It is demonstrated that, in order to fully benefit from ER, careful attention has to be paid to the analog-digital transfer function mismatches. A third-order single-bit topology validates the theoretical analysis. Its performance is evaluated while the impact of key circuit nonidealities is quantified through behavioral-level simulations. It is shown that, by applying analog-digital mismatch compensation in the digital domain, it is possible to relax the amplifiers' finite gain-bandwidth product and finite dc gain requirements, thus allowing a power-conscious alternative. © 2012 IEEE.},
 bibtype = {article},
 author = {Garcia, J. and Rodriguez, S. and Rusu, A.},
 journal = {IEEE Transactions on Instrumentation and Measurement},
 number = {1}
}

Downloads: 0