On continuous-time incremental ΣΔ ADCs with extended range. Garcia, J., Rodriguez, S., & Rusu, A. IEEE Transactions on Instrumentation and Measurement, 2013. abstract bibtex In this paper, the use of continuous-time implementation in extended-range (ER) incremental sigma-delta analog-to-digital converters is analyzed in order to explore a possible solution to low-power multichannel applications. The operation principle, possible loop filter topologies, and critical issues are considered using a general approach. It is demonstrated that, in order to fully benefit from ER, careful attention has to be paid to the analog-digital transfer function mismatches. A third-order single-bit topology validates the theoretical analysis. Its performance is evaluated while the impact of key circuit nonidealities is quantified through behavioral-level simulations. It is shown that, by applying analog-digital mismatch compensation in the digital domain, it is possible to relax the amplifiers' finite gain-bandwidth product and finite dc gain requirements, thus allowing a power-conscious alternative. © 2012 IEEE.
@article{
title = {On continuous-time incremental ΣΔ ADCs with extended range},
type = {article},
year = {2013},
identifiers = {[object Object]},
keywords = {A/D conversion,continuous time (CT),extended range (ER),incremental sigma-delta (σΔ) (IσΔ) analog-todigita},
volume = {62},
id = {feebaf46-fee4-33f4-afff-24c5580bcbb2},
created = {2017-12-04T05:34:40.686Z},
file_attached = {false},
profile_id = {99d7e05e-a704-3549-ada2-dfc74a2d55ec},
last_modified = {2017-12-04T05:34:40.686Z},
read = {false},
starred = {false},
authored = {true},
confirmed = {false},
hidden = {false},
private_publication = {false},
abstract = {In this paper, the use of continuous-time implementation in extended-range (ER) incremental sigma-delta analog-to-digital converters is analyzed in order to explore a possible solution to low-power multichannel applications. The operation principle, possible loop filter topologies, and critical issues are considered using a general approach. It is demonstrated that, in order to fully benefit from ER, careful attention has to be paid to the analog-digital transfer function mismatches. A third-order single-bit topology validates the theoretical analysis. Its performance is evaluated while the impact of key circuit nonidealities is quantified through behavioral-level simulations. It is shown that, by applying analog-digital mismatch compensation in the digital domain, it is possible to relax the amplifiers' finite gain-bandwidth product and finite dc gain requirements, thus allowing a power-conscious alternative. © 2012 IEEE.},
bibtype = {article},
author = {Garcia, J. and Rodriguez, S. and Rusu, A.},
journal = {IEEE Transactions on Instrumentation and Measurement},
number = {1}
}
Downloads: 0
{"_id":"RoTYtaWBbFkpZHt7C","bibbaseid":"garcia-rodriguez-rusu-oncontinuoustimeincrementaladcswithextendedrange-2013","downloads":0,"creationDate":"2018-11-02T20:16:34.219Z","title":"On continuous-time incremental ΣΔ ADCs with extended range","author_short":["Garcia, J.","Rodriguez, S.","Rusu, A."],"year":2013,"bibtype":"article","biburl":null,"bibdata":{"title":"On continuous-time incremental ΣΔ ADCs with extended range","type":"article","year":"2013","identifiers":"[object Object]","keywords":"A/D conversion,continuous time (CT),extended range (ER),incremental sigma-delta (σΔ) (IσΔ) analog-todigita","volume":"62","id":"feebaf46-fee4-33f4-afff-24c5580bcbb2","created":"2017-12-04T05:34:40.686Z","file_attached":false,"profile_id":"99d7e05e-a704-3549-ada2-dfc74a2d55ec","last_modified":"2017-12-04T05:34:40.686Z","read":false,"starred":false,"authored":"true","confirmed":false,"hidden":false,"private_publication":false,"abstract":"In this paper, the use of continuous-time implementation in extended-range (ER) incremental sigma-delta analog-to-digital converters is analyzed in order to explore a possible solution to low-power multichannel applications. The operation principle, possible loop filter topologies, and critical issues are considered using a general approach. It is demonstrated that, in order to fully benefit from ER, careful attention has to be paid to the analog-digital transfer function mismatches. A third-order single-bit topology validates the theoretical analysis. Its performance is evaluated while the impact of key circuit nonidealities is quantified through behavioral-level simulations. It is shown that, by applying analog-digital mismatch compensation in the digital domain, it is possible to relax the amplifiers' finite gain-bandwidth product and finite dc gain requirements, thus allowing a power-conscious alternative. © 2012 IEEE.","bibtype":"article","author":"Garcia, J. and Rodriguez, S. and Rusu, A.","journal":"IEEE Transactions on Instrumentation and Measurement","number":"1","bibtex":"@article{\n title = {On continuous-time incremental ΣΔ ADCs with extended range},\n type = {article},\n year = {2013},\n identifiers = {[object Object]},\n keywords = {A/D conversion,continuous time (CT),extended range (ER),incremental sigma-delta (σΔ) (IσΔ) analog-todigita},\n volume = {62},\n id = {feebaf46-fee4-33f4-afff-24c5580bcbb2},\n created = {2017-12-04T05:34:40.686Z},\n file_attached = {false},\n profile_id = {99d7e05e-a704-3549-ada2-dfc74a2d55ec},\n last_modified = {2017-12-04T05:34:40.686Z},\n read = {false},\n starred = {false},\n authored = {true},\n confirmed = {false},\n hidden = {false},\n private_publication = {false},\n abstract = {In this paper, the use of continuous-time implementation in extended-range (ER) incremental sigma-delta analog-to-digital converters is analyzed in order to explore a possible solution to low-power multichannel applications. The operation principle, possible loop filter topologies, and critical issues are considered using a general approach. It is demonstrated that, in order to fully benefit from ER, careful attention has to be paid to the analog-digital transfer function mismatches. A third-order single-bit topology validates the theoretical analysis. Its performance is evaluated while the impact of key circuit nonidealities is quantified through behavioral-level simulations. It is shown that, by applying analog-digital mismatch compensation in the digital domain, it is possible to relax the amplifiers' finite gain-bandwidth product and finite dc gain requirements, thus allowing a power-conscious alternative. © 2012 IEEE.},\n bibtype = {article},\n author = {Garcia, J. and Rodriguez, S. and Rusu, A.},\n journal = {IEEE Transactions on Instrumentation and Measurement},\n number = {1}\n}","author_short":["Garcia, J.","Rodriguez, S.","Rusu, A."],"bibbaseid":"garcia-rodriguez-rusu-oncontinuoustimeincrementaladcswithextendedrange-2013","role":"author","urls":{},"keyword":["A/D conversion","continuous time (CT)","extended range (ER)","incremental sigma-delta (σΔ) (IσΔ) analog-todigita"],"downloads":0,"html":""},"search_terms":["continuous","time","incremental","adcs","extended","range","garcia","rodriguez","rusu"],"keywords":["a/d conversion","continuous time (ct)","extended range (er)","incremental sigma-delta (σδ) (iσδ) analog-todigita"],"authorIDs":[]}