A Power-Line Communication Modem Based on OFDM. Garcia-Baleon, H. & Alarcon-Aquino, V. In 2009 International Conference on Electrical, Communications, and Computers, pages 208-213, 2, 2009. IEEE.
A Power-Line Communication Modem Based on OFDM [link]Website  doi  abstract   bibtex   
In this paper, we present the design and implementation of a PLC (Power-Line Communication) Modem based on Orthogonal Frequency Division Multiplexing (OFDM). The PLC device implements OFDM in both transmitter and receiver using VHDL programming. The OFDM processor is synthesized in a Field Programmable Gate Array (FPGA) that acts as a Core Processor in the PLC Modem. Furthermore, the prototype includes the design and implementation of the stages needed to inject the signal into the power-line and to recover the same signal in other point of the PLC network. An analysis of several noise sources show that the PLC Modem performance produced a bit error percentage of 4.46% in the worst case, while 0.89% in the best case for the transmission/reception tested. © 2009 IEEE.
@inproceedings{
 title = {A Power-Line Communication Modem Based on OFDM},
 type = {inproceedings},
 year = {2009},
 keywords = {Coupling circuit,FPGA,OFDM,Power-line communications,VHDL},
 pages = {208-213},
 websites = {http://ieeexplore.ieee.org/document/5163919/},
 month = {2},
 publisher = {IEEE},
 id = {a778d65e-9cf2-3c4e-a5cd-e6df4fb629c4},
 created = {2022-08-29T17:43:19.485Z},
 file_attached = {false},
 profile_id = {940dd160-7d67-3a5f-b9f8-935da0571367},
 group_id = {92fccab2-8d44-33bc-b301-7b94bb18523c},
 last_modified = {2022-08-29T17:43:19.485Z},
 read = {false},
 starred = {false},
 authored = {false},
 confirmed = {true},
 hidden = {false},
 private_publication = {false},
 abstract = {In this paper, we present the design and implementation of a PLC (Power-Line Communication) Modem based on Orthogonal Frequency Division Multiplexing (OFDM). The PLC device implements OFDM in both transmitter and receiver using VHDL programming. The OFDM processor is synthesized in a Field Programmable Gate Array (FPGA) that acts as a Core Processor in the PLC Modem. Furthermore, the prototype includes the design and implementation of the stages needed to inject the signal into the power-line and to recover the same signal in other point of the PLC network. An analysis of several noise sources show that the PLC Modem performance produced a bit error percentage of 4.46% in the worst case, while 0.89% in the best case for the transmission/reception tested. © 2009 IEEE.},
 bibtype = {inproceedings},
 author = {Garcia-Baleon, H.A. and Alarcon-Aquino, V.},
 doi = {10.1109/CONIELECOMP.2009.30},
 booktitle = {2009 International Conference on Electrical, Communications, and Computers}
}

Downloads: 0