@inproceedings{conf/micro/GibertSG02,
  added-at = {2016-01-15T00:00:00.000+0100},
  author = {Gibert, Enric and Sánchez, F. Jesús and González, Antonio},
  biburl = {http://www.bibsonomy.org/bibtex/259fe7a808b0ed11b339c7bfd8a7ce920/dblp},
  booktitle = {MICRO},
  crossref = {conf/micro/2002},
  editor = {Altman, Erik R. and Ebcioglu, Kemal and Mahlke, Scott A. and Rau, B. Ramakrishna and Patel, Sanjay J.},
  ee = {http://doi.acm.org/10.1145/774861.774875},
  interhash = {abd5a1df2802049b5c1ce226bf90b017},
  intrahash = {59fe7a808b0ed11b339c7bfd8a7ce920},
  isbn = {0-7695-1859-1},
  keywords = {dblp},
  pages = {123-133},
  publisher = {ACM/IEEE Computer Society},
  timestamp = {2016-01-16T11:56:09.000+0100},
  title = {Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor.},
  url = {http://dblp.uni-trier.de/db/conf/micro/micro2002.html#GibertSG02},
  year = 2002
}

{"_id":"y6LeHjWwDw3qR8wGx","bibbaseid":"gibert-snchez-gonzlez-effectiveinstructionschedulingtechniquesforaninterleavedcacheclusteredvliwprocessor-2002","downloads":0,"creationDate":"2016-02-15T15:10:32.768Z","title":"Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor.","author_short":["Gibert, E.","Sánchez, F. J.","González, A."],"year":2002,"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/pablo_j gonzalez?items=1000","bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2016-01-15T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Gibert"],"firstnames":["Enric"],"suffixes":[]},{"propositions":[],"lastnames":["Sánchez"],"firstnames":["F.","Jesús"],"suffixes":[]},{"propositions":[],"lastnames":["González"],"firstnames":["Antonio"],"suffixes":[]}],"biburl":"http://www.bibsonomy.org/bibtex/259fe7a808b0ed11b339c7bfd8a7ce920/dblp","booktitle":"MICRO","crossref":"conf/micro/2002","editor":[{"propositions":[],"lastnames":["Altman"],"firstnames":["Erik","R."],"suffixes":[]},{"propositions":[],"lastnames":["Ebcioglu"],"firstnames":["Kemal"],"suffixes":[]},{"propositions":[],"lastnames":["Mahlke"],"firstnames":["Scott","A."],"suffixes":[]},{"propositions":[],"lastnames":["Rau"],"firstnames":["B.","Ramakrishna"],"suffixes":[]},{"propositions":[],"lastnames":["Patel"],"firstnames":["Sanjay","J."],"suffixes":[]}],"ee":"http://doi.acm.org/10.1145/774861.774875","interhash":"abd5a1df2802049b5c1ce226bf90b017","intrahash":"59fe7a808b0ed11b339c7bfd8a7ce920","isbn":"0-7695-1859-1","keywords":"dblp","pages":"123-133","publisher":"ACM/IEEE Computer Society","timestamp":"2016-01-16T11:56:09.000+0100","title":"Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor.","url":"http://dblp.uni-trier.de/db/conf/micro/micro2002.html#GibertSG02","year":"2002","bibtex":"@inproceedings{conf/micro/GibertSG02,\n added-at = {2016-01-15T00:00:00.000+0100},\n author = {Gibert, Enric and Sánchez, F. Jesús and González, Antonio},\n biburl = {http://www.bibsonomy.org/bibtex/259fe7a808b0ed11b339c7bfd8a7ce920/dblp},\n booktitle = {MICRO},\n crossref = {conf/micro/2002},\n editor = {Altman, Erik R. and Ebcioglu, Kemal and Mahlke, Scott A. and Rau, B. Ramakrishna and Patel, Sanjay J.},\n ee = {http://doi.acm.org/10.1145/774861.774875},\n interhash = {abd5a1df2802049b5c1ce226bf90b017},\n intrahash = {59fe7a808b0ed11b339c7bfd8a7ce920},\n isbn = {0-7695-1859-1},\n keywords = {dblp},\n pages = {123-133},\n publisher = {ACM/IEEE Computer Society},\n timestamp = {2016-01-16T11:56:09.000+0100},\n title = {Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor.},\n url = {http://dblp.uni-trier.de/db/conf/micro/micro2002.html#GibertSG02},\n year = 2002\n}\n\n","author_short":["Gibert, E.","Sánchez, F. J.","González, A."],"editor_short":["Altman, E. R.","Ebcioglu, K.","Mahlke, S. A.","Rau, B. R.","Patel, S. J."],"key":"conf/micro/GibertSG02","id":"conf/micro/GibertSG02","bibbaseid":"gibert-snchez-gonzlez-effectiveinstructionschedulingtechniquesforaninterleavedcacheclusteredvliwprocessor-2002","role":"author","urls":{"Link":"http://doi.acm.org/10.1145/774861.774875","Paper":"http://dblp.uni-trier.de/db/conf/micro/micro2002.html#GibertSG02"},"keyword":["dblp"],"downloads":0},"search_terms":["effective","instruction","scheduling","techniques","interleaved","cache","clustered","vliw","processor","gibert","sánchez","gonzález"],"keywords":["dblp"],"authorIDs":[],"dataSources":["4EyiD7ZkZehbHrzbX"]}