Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs. Glamocanin, O., Coulon, L., Regazzoni, F., & Stojilovic, M. In Neuendorffer, S. & Shannon, L., editors, FPGA '20: The 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Seaside, CA, USA, February 23-25, 2020, pages 204–210, 2020. ACM. Paper doi bibtex @inproceedings{DBLP:conf/fpga/GlamocaninCRS20,
author = {Ognjen Glamocanin and
Louis Coulon and
Francesco Regazzoni and
Mirjana Stojilovic},
editor = {Stephen Neuendorffer and
Lesley Shannon},
title = {Built-in Self-Evaluation of First-Order Power Side-Channel Leakage
for FPGAs},
booktitle = {{FPGA} '20: The 2020 {ACM/SIGDA} International Symposium on Field-Programmable
Gate Arrays, Seaside, CA, USA, February 23-25, 2020},
pages = {204--210},
publisher = {{ACM}},
year = {2020},
url = {https://doi.org/10.1145/3373087.3375318},
doi = {10.1145/3373087.3375318},
timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpga/GlamocaninCRS20.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
Downloads: 0
{"_id":"vpJ8GnkSeZJ55nhyA","bibbaseid":"glamocanin-coulon-regazzoni-stojilovic-builtinselfevaluationoffirstorderpowersidechannelleakageforfpgas-2020","author_short":["Glamocanin, O.","Coulon, L.","Regazzoni, F.","Stojilovic, M."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Ognjen"],"propositions":[],"lastnames":["Glamocanin"],"suffixes":[]},{"firstnames":["Louis"],"propositions":[],"lastnames":["Coulon"],"suffixes":[]},{"firstnames":["Francesco"],"propositions":[],"lastnames":["Regazzoni"],"suffixes":[]},{"firstnames":["Mirjana"],"propositions":[],"lastnames":["Stojilovic"],"suffixes":[]}],"editor":[{"firstnames":["Stephen"],"propositions":[],"lastnames":["Neuendorffer"],"suffixes":[]},{"firstnames":["Lesley"],"propositions":[],"lastnames":["Shannon"],"suffixes":[]}],"title":"Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs","booktitle":"FPGA '20: The 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Seaside, CA, USA, February 23-25, 2020","pages":"204–210","publisher":"ACM","year":"2020","url":"https://doi.org/10.1145/3373087.3375318","doi":"10.1145/3373087.3375318","timestamp":"Mon, 03 Jan 2022 00:00:00 +0100","biburl":"https://dblp.org/rec/conf/fpga/GlamocaninCRS20.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/fpga/GlamocaninCRS20,\n author = {Ognjen Glamocanin and\n Louis Coulon and\n Francesco Regazzoni and\n Mirjana Stojilovic},\n editor = {Stephen Neuendorffer and\n Lesley Shannon},\n title = {Built-in Self-Evaluation of First-Order Power Side-Channel Leakage\n for FPGAs},\n booktitle = {{FPGA} '20: The 2020 {ACM/SIGDA} International Symposium on Field-Programmable\n Gate Arrays, Seaside, CA, USA, February 23-25, 2020},\n pages = {204--210},\n publisher = {{ACM}},\n year = {2020},\n url = {https://doi.org/10.1145/3373087.3375318},\n doi = {10.1145/3373087.3375318},\n timestamp = {Mon, 03 Jan 2022 00:00:00 +0100},\n biburl = {https://dblp.org/rec/conf/fpga/GlamocaninCRS20.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Glamocanin, O.","Coulon, L.","Regazzoni, F.","Stojilovic, M."],"editor_short":["Neuendorffer, S.","Shannon, L."],"key":"DBLP:conf/fpga/GlamocaninCRS20","id":"DBLP:conf/fpga/GlamocaninCRS20","bibbaseid":"glamocanin-coulon-regazzoni-stojilovic-builtinselfevaluationoffirstorderpowersidechannelleakageforfpgas-2020","role":"author","urls":{"Paper":"https://doi.org/10.1145/3373087.3375318"},"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://bibbase.org/f/QK7udauu9oYiG86Rs/bib.bib","dataSources":["H8x2obrhjRLyjakpF","ZuojF5jycEf8Xjgko","8gxn7AaKRh7GxNQNx","9LEB4ahCAz8Pkq58E","ZsvDCPRnhBRRCnWQ5"],"keywords":[],"search_terms":["built","self","evaluation","first","order","power","side","channel","leakage","fpgas","glamocanin","coulon","regazzoni","stojilovic"],"title":"Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs","year":2020}