Multi-core data analytics SoC with a flexible 1.76 Gbit/s AES-XTS cryptographic accelerator in 65 nm CMOS. Gürkaynak, F. K., Schilling, R., Muehlberghuber, M., Conti, F., Mangard, S., & Benini, L. In Brorsson, M., Lu, Z., Agosta, G., Barenghi, A., & Pelosi, G., editors, CS2@HiPEAC, pages 19-24, 2017. ACM.
Multi-core data analytics SoC with a flexible 1.76 Gbit/s AES-XTS cryptographic accelerator in 65 nm CMOS. [link]Link  Multi-core data analytics SoC with a flexible 1.76 Gbit/s AES-XTS cryptographic accelerator in 65 nm CMOS. [link]Paper  bibtex   
@inproceedings{conf/hipeac/GurkaynakSM0MB17,
  added-at = {2018-11-06T00:00:00.000+0100},
  author = {Gürkaynak, Frank K. and Schilling, Robert and Muehlberghuber, Michael and Conti, Francesco and Mangard, Stefan and Benini, Luca},
  biburl = {https://www.bibsonomy.org/bibtex/242d529f64f0acbd7fed05dcf908a5f75/dblp},
  booktitle = {CS2@HiPEAC},
  crossref = {conf/hipeac/2017cs},
  editor = {Brorsson, Mats and Lu, Zhonghai and Agosta, Giovanni and Barenghi, Alessandro and Pelosi, Gerardo},
  ee = {https://doi.org/10.1145/3031836.3031840},
  interhash = {73a177765fb239467d64a98b9d607ffc},
  intrahash = {42d529f64f0acbd7fed05dcf908a5f75},
  isbn = {978-1-4503-4869-0},
  keywords = {dblp},
  pages = {19-24},
  publisher = {ACM},
  timestamp = {2018-11-07T13:11:05.000+0100},
  title = {Multi-core data analytics SoC with a flexible 1.76 Gbit/s AES-XTS cryptographic accelerator in 65 nm CMOS.},
  url = {http://dblp.uni-trier.de/db/conf/hipeac/cs2017.html#GurkaynakSM0MB17},
  year = 2017
}

Downloads: 0