@inproceedings{conf/fpga/GuoMZ00CQKZC22,
  added-at = {2025-01-19T00:00:00.000+0100},
  author = {Guo, Licheng and Maidee, Pongstorn and Zhou, Yun and Lavin, Chris and Wang, Jie and Chi, Yuze and Qiao, Weikang and Kaviani, Alireza and Zhang, Zhiru and Cong, Jason},
  biburl = {https://www.bibsonomy.org/bibtex/2d6af367ceab7479ba7e95a2a9c0704fe/dblp},
  booktitle = {FPGA},
  crossref = {conf/fpga/2022},
  editor = {Adler, Michael and Ienne, Paolo},
  ee = {https://www.wikidata.org/entity/Q130827390},
  interhash = {f57766b654e3bb9fdf061e0a73b9c12c},
  intrahash = {d6af367ceab7479ba7e95a2a9c0704fe},
  isbn = {978-1-4503-9149-8},
  keywords = {dblp},
  pages = {1-12},
  publisher = {ACM},
  timestamp = {2025-01-27T10:54:20.000+0100},
  title = {RapidStream: Parallel Physical Implementation of FPGA HLS Designs.},
  url = {http://dblp.uni-trier.de/db/conf/fpga/fpga2022.html#GuoMZ00CQKZC22},
  year = 2022
}

{"_id":"w74tZ8uhfY9eCTo9u","bibbaseid":"guo-maidee-zhou-lavin-wang-chi-qiao-kaviani-etal-rapidstreamparallelphysicalimplementationoffpgahlsdesigns-2022","author_short":["Guo, L.","Maidee, P.","Zhou, Y.","Lavin, C.","Wang, J.","Chi, Y.","Qiao, W.","Kaviani, A.","Zhang, Z.","Cong, J."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2025-01-19T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Guo"],"firstnames":["Licheng"],"suffixes":[]},{"propositions":[],"lastnames":["Maidee"],"firstnames":["Pongstorn"],"suffixes":[]},{"propositions":[],"lastnames":["Zhou"],"firstnames":["Yun"],"suffixes":[]},{"propositions":[],"lastnames":["Lavin"],"firstnames":["Chris"],"suffixes":[]},{"propositions":[],"lastnames":["Wang"],"firstnames":["Jie"],"suffixes":[]},{"propositions":[],"lastnames":["Chi"],"firstnames":["Yuze"],"suffixes":[]},{"propositions":[],"lastnames":["Qiao"],"firstnames":["Weikang"],"suffixes":[]},{"propositions":[],"lastnames":["Kaviani"],"firstnames":["Alireza"],"suffixes":[]},{"propositions":[],"lastnames":["Zhang"],"firstnames":["Zhiru"],"suffixes":[]},{"propositions":[],"lastnames":["Cong"],"firstnames":["Jason"],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/2d6af367ceab7479ba7e95a2a9c0704fe/dblp","booktitle":"FPGA","crossref":"conf/fpga/2022","editor":[{"propositions":[],"lastnames":["Adler"],"firstnames":["Michael"],"suffixes":[]},{"propositions":[],"lastnames":["Ienne"],"firstnames":["Paolo"],"suffixes":[]}],"ee":"https://www.wikidata.org/entity/Q130827390","interhash":"f57766b654e3bb9fdf061e0a73b9c12c","intrahash":"d6af367ceab7479ba7e95a2a9c0704fe","isbn":"978-1-4503-9149-8","keywords":"dblp","pages":"1-12","publisher":"ACM","timestamp":"2025-01-27T10:54:20.000+0100","title":"RapidStream: Parallel Physical Implementation of FPGA HLS Designs.","url":"http://dblp.uni-trier.de/db/conf/fpga/fpga2022.html#GuoMZ00CQKZC22","year":"2022","bibtex":"@inproceedings{conf/fpga/GuoMZ00CQKZC22,\n added-at = {2025-01-19T00:00:00.000+0100},\n author = {Guo, Licheng and Maidee, Pongstorn and Zhou, Yun and Lavin, Chris and Wang, Jie and Chi, Yuze and Qiao, Weikang and Kaviani, Alireza and Zhang, Zhiru and Cong, Jason},\n biburl = {https://www.bibsonomy.org/bibtex/2d6af367ceab7479ba7e95a2a9c0704fe/dblp},\n booktitle = {FPGA},\n crossref = {conf/fpga/2022},\n editor = {Adler, Michael and Ienne, Paolo},\n ee = {https://www.wikidata.org/entity/Q130827390},\n interhash = {f57766b654e3bb9fdf061e0a73b9c12c},\n intrahash = {d6af367ceab7479ba7e95a2a9c0704fe},\n isbn = {978-1-4503-9149-8},\n keywords = {dblp},\n pages = {1-12},\n publisher = {ACM},\n timestamp = {2025-01-27T10:54:20.000+0100},\n title = {RapidStream: Parallel Physical Implementation of FPGA HLS Designs.},\n url = {http://dblp.uni-trier.de/db/conf/fpga/fpga2022.html#GuoMZ00CQKZC22},\n year = 2022\n}\n\n","author_short":["Guo, L.","Maidee, P.","Zhou, Y.","Lavin, C.","Wang, J.","Chi, Y.","Qiao, W.","Kaviani, A.","Zhang, Z.","Cong, J."],"editor_short":["Adler, M.","Ienne, P."],"key":"conf/fpga/GuoMZ00CQKZC22","id":"conf/fpga/GuoMZ00CQKZC22","bibbaseid":"guo-maidee-zhou-lavin-wang-chi-qiao-kaviani-etal-rapidstreamparallelphysicalimplementationoffpgahlsdesigns-2022","role":"author","urls":{"Link":"https://www.wikidata.org/entity/Q130827390","Paper":"http://dblp.uni-trier.de/db/conf/fpga/fpga2022.html#GuoMZ00CQKZC22"},"keyword":["dblp"],"metadata":{"authorlinks":{}},"downloads":0,"html":""},"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/Jason?items=1000","dataSources":["miMWJWjn4sT6Q3GDs"],"keywords":["dblp"],"search_terms":["rapidstream","parallel","physical","implementation","fpga","hls","designs","guo","maidee","zhou","lavin","wang","chi","qiao","kaviani","zhang","cong"],"title":"RapidStream: Parallel Physical Implementation of FPGA HLS Designs.","year":2022}