@inproceedings{DBLP:conf/arc/GuoS09,
  author       = {Xu Guo and
                  Patrick Schaumont},
  editor       = {J{\"{u}}rgen Becker and
                  Roger F. Woods and
                  Peter M. Athanas and
                  Fearghal Morgan},
  title        = {Optimizing the Control Hierarchy of an {ECC} Coprocessor Design on
                  an {FPGA} Based SoC Platform},
  booktitle    = {Reconfigurable Computing: Architectures, Tools and Applications, 5th
                  International Workshop, {ARC} 2009, Karlsruhe, Germany, March 16-18,
                  2009. Proceedings},
  series       = {Lecture Notes in Computer Science},
  volume       = {5453},
  pages        = {169--180},
  publisher    = {Springer},
  year         = {2009},
  url          = {https://doi.org/10.1007/978-3-642-00641-8\_18},
  doi          = {10.1007/978-3-642-00641-8\_18},
  timestamp    = {Fri, 04 Feb 2022 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/arc/GuoS09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"fJYKNdHrGzesBkP39","bibbaseid":"guo-schaumont-optimizingthecontrolhierarchyofanecccoprocessordesignonanfpgabasedsocplatform-2009","author_short":["Guo, X.","Schaumont, P."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Xu"],"propositions":[],"lastnames":["Guo"],"suffixes":[]},{"firstnames":["Patrick"],"propositions":[],"lastnames":["Schaumont"],"suffixes":[]}],"editor":[{"firstnames":["Jürgen"],"propositions":[],"lastnames":["Becker"],"suffixes":[]},{"firstnames":["Roger","F."],"propositions":[],"lastnames":["Woods"],"suffixes":[]},{"firstnames":["Peter","M."],"propositions":[],"lastnames":["Athanas"],"suffixes":[]},{"firstnames":["Fearghal"],"propositions":[],"lastnames":["Morgan"],"suffixes":[]}],"title":"Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform","booktitle":"Reconfigurable Computing: Architectures, Tools and Applications, 5th International Workshop, ARC 2009, Karlsruhe, Germany, March 16-18, 2009. Proceedings","series":"Lecture Notes in Computer Science","volume":"5453","pages":"169–180","publisher":"Springer","year":"2009","url":"https://doi.org/10.1007/978-3-642-00641-8\\_18","doi":"10.1007/978-3-642-00641-8_18","timestamp":"Fri, 04 Feb 2022 00:00:00 +0100","biburl":"https://dblp.org/rec/conf/arc/GuoS09.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/arc/GuoS09,\n author = {Xu Guo and\n Patrick Schaumont},\n editor = {J{\\\"{u}}rgen Becker and\n Roger F. Woods and\n Peter M. Athanas and\n Fearghal Morgan},\n title = {Optimizing the Control Hierarchy of an {ECC} Coprocessor Design on\n an {FPGA} Based SoC Platform},\n booktitle = {Reconfigurable Computing: Architectures, Tools and Applications, 5th\n International Workshop, {ARC} 2009, Karlsruhe, Germany, March 16-18,\n 2009. Proceedings},\n series = {Lecture Notes in Computer Science},\n volume = {5453},\n pages = {169--180},\n publisher = {Springer},\n year = {2009},\n url = {https://doi.org/10.1007/978-3-642-00641-8\\_18},\n doi = {10.1007/978-3-642-00641-8\\_18},\n timestamp = {Fri, 04 Feb 2022 00:00:00 +0100},\n biburl = {https://dblp.org/rec/conf/arc/GuoS09.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Guo, X.","Schaumont, P."],"editor_short":["Becker, J.","Woods, R. F.","Athanas, P. M.","Morgan, F."],"key":"DBLP:conf/arc/GuoS09","id":"DBLP:conf/arc/GuoS09","bibbaseid":"guo-schaumont-optimizingthecontrolhierarchyofanecccoprocessordesignonanfpgabasedsocplatform-2009","role":"author","urls":{"Paper":"https://doi.org/10.1007/978-3-642-00641-8\\_18"},"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://dblp.org/pid/39/1269.bib","dataSources":["kxovqZ2fkPN6C2xTx","xPRKdY5hZsSoG4J3w","yggQsBJRFfDhjPEum"],"keywords":[],"search_terms":["optimizing","control","hierarchy","ecc","coprocessor","design","fpga","based","soc","platform","guo","schaumont"],"title":"Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform","year":2009}