Low-Power Digital Signal Processing Using Approximate Adders. Gupta, V., Mohapatra, D., Raghunathan, A., & Roy, K. IEEE Trans. on CAD of Integrated Circuits and Systems, 32(1):124–137, 2013.
Low-Power Digital Signal Processing Using Approximate Adders [link]Paper  doi  bibtex   
@article{DBLP:journals/tcad/GuptaMRR13,
  author    = {Vaibhav Gupta and
               Debabrata Mohapatra and
               Anand Raghunathan and
               Kaushik Roy},
  title     = {Low-Power Digital Signal Processing Using Approximate Adders},
  journal   = {{IEEE} Trans. on {CAD} of Integrated Circuits and Systems},
  volume    = {32},
  number    = {1},
  pages     = {124--137},
  year      = {2013},
  url       = {https://doi.org/10.1109/TCAD.2012.2217962},
  doi       = {10.1109/TCAD.2012.2217962},
  timestamp = {Sat, 20 May 2017 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/tcad/GuptaMRR13},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

Downloads: 0