@article{hehn_fully_2012,
	title = {A {Fully} {Autonomous} {Integrated} {Interface} {Circuit} for {Piezoelectric} {Harvesters}},
	volume = {47},
	issn = {0018-9200},
	doi = {10.1109/JSSC.2012.2200530},
	abstract = {This paper presents a fully autonomous, adaptive pulsed synchronous charge extractor (PSCE) circuit optimized for piezoelectric harvesters (PEHs) which have a wide output voltage range 1.3-20 V. The PSCE chip fabricated in a 0.35 μm CMOS process is supplied exclusively by the buffer capacitor where the harvested energy is stored in. Due to the low power consumption, the chip can handle a minimum PEH output power of 5.7 μW. The system performs a startup from an uncharged buffer capacitor and operates in the adaptive mode at storage buffer voltages from 1.4 V to 5 V. By reducing the series resistance losses, the implementation of an improved switching technique increases the extracted power by up to 20\% compared to the formerly presented Synchronous Electric Charge Extraction (SECE) technique and enables the chip efficiency to reach values of up to 85\%. Compared to a low-voltage-drop passive full-wave rectifier, the PSCE chip increases the extracted power to 123\% when the PEH is driven at resonance and to 206\% at off-resonance.},
	number = {9},
	journal = {IEEE Journal of Solid-State Circuits},
	author = {Hehn, T. and Hagedorn, F. and Maurath, D. and Marinkovic, D. and Kuehne, I. and Frey, A. and Manoli, Y.},
	month = sep,
	year = {2012},
	pages = {2185--2198}
}

{"_id":"NejanFSH6SJa8W3tk","bibbaseid":"hehn-hagedorn-maurath-marinkovic-kuehne-frey-manoli-afullyautonomousintegratedinterfacecircuitforpiezoelectricharvesters-2012","authorIDs":[],"author_short":["Hehn, T.","Hagedorn, F.","Maurath, D.","Marinkovic, D.","Kuehne, I.","Frey, A.","Manoli, Y."],"bibdata":{"bibtype":"article","type":"article","title":"A Fully Autonomous Integrated Interface Circuit for Piezoelectric Harvesters","volume":"47","issn":"0018-9200","doi":"10.1109/JSSC.2012.2200530","abstract":"This paper presents a fully autonomous, adaptive pulsed synchronous charge extractor (PSCE) circuit optimized for piezoelectric harvesters (PEHs) which have a wide output voltage range 1.3-20 V. The PSCE chip fabricated in a 0.35 μm CMOS process is supplied exclusively by the buffer capacitor where the harvested energy is stored in. Due to the low power consumption, the chip can handle a minimum PEH output power of 5.7 μW. The system performs a startup from an uncharged buffer capacitor and operates in the adaptive mode at storage buffer voltages from 1.4 V to 5 V. By reducing the series resistance losses, the implementation of an improved switching technique increases the extracted power by up to 20% compared to the formerly presented Synchronous Electric Charge Extraction (SECE) technique and enables the chip efficiency to reach values of up to 85%. Compared to a low-voltage-drop passive full-wave rectifier, the PSCE chip increases the extracted power to 123% when the PEH is driven at resonance and to 206% at off-resonance.","number":"9","journal":"IEEE Journal of Solid-State Circuits","author":[{"propositions":[],"lastnames":["Hehn"],"firstnames":["T."],"suffixes":[]},{"propositions":[],"lastnames":["Hagedorn"],"firstnames":["F."],"suffixes":[]},{"propositions":[],"lastnames":["Maurath"],"firstnames":["D."],"suffixes":[]},{"propositions":[],"lastnames":["Marinkovic"],"firstnames":["D."],"suffixes":[]},{"propositions":[],"lastnames":["Kuehne"],"firstnames":["I."],"suffixes":[]},{"propositions":[],"lastnames":["Frey"],"firstnames":["A."],"suffixes":[]},{"propositions":[],"lastnames":["Manoli"],"firstnames":["Y."],"suffixes":[]}],"month":"September","year":"2012","pages":"2185–2198","bibtex":"@article{hehn_fully_2012,\n\ttitle = {A {Fully} {Autonomous} {Integrated} {Interface} {Circuit} for {Piezoelectric} {Harvesters}},\n\tvolume = {47},\n\tissn = {0018-9200},\n\tdoi = {10.1109/JSSC.2012.2200530},\n\tabstract = {This paper presents a fully autonomous, adaptive pulsed synchronous charge extractor (PSCE) circuit optimized for piezoelectric harvesters (PEHs) which have a wide output voltage range 1.3-20 V. The PSCE chip fabricated in a 0.35 μm CMOS process is supplied exclusively by the buffer capacitor where the harvested energy is stored in. Due to the low power consumption, the chip can handle a minimum PEH output power of 5.7 μW. The system performs a startup from an uncharged buffer capacitor and operates in the adaptive mode at storage buffer voltages from 1.4 V to 5 V. By reducing the series resistance losses, the implementation of an improved switching technique increases the extracted power by up to 20\\% compared to the formerly presented Synchronous Electric Charge Extraction (SECE) technique and enables the chip efficiency to reach values of up to 85\\%. Compared to a low-voltage-drop passive full-wave rectifier, the PSCE chip increases the extracted power to 123\\% when the PEH is driven at resonance and to 206\\% at off-resonance.},\n\tnumber = {9},\n\tjournal = {IEEE Journal of Solid-State Circuits},\n\tauthor = {Hehn, T. and Hagedorn, F. and Maurath, D. and Marinkovic, D. and Kuehne, I. and Frey, A. and Manoli, Y.},\n\tmonth = sep,\n\tyear = {2012},\n\tpages = {2185--2198}\n}\n\n","author_short":["Hehn, T.","Hagedorn, F.","Maurath, D.","Marinkovic, D.","Kuehne, I.","Frey, A.","Manoli, Y."],"key":"hehn_fully_2012","id":"hehn_fully_2012","bibbaseid":"hehn-hagedorn-maurath-marinkovic-kuehne-frey-manoli-afullyautonomousintegratedinterfacecircuitforpiezoelectricharvesters-2012","role":"author","urls":{},"downloads":0},"bibtype":"article","biburl":"https://bibbase.org/zotero/ky25","creationDate":"2019-05-11T17:47:04.446Z","downloads":0,"keywords":[],"search_terms":["fully","autonomous","integrated","interface","circuit","piezoelectric","harvesters","hehn","hagedorn","maurath","marinkovic","kuehne","frey","manoli"],"title":"A Fully Autonomous Integrated Interface Circuit for Piezoelectric Harvesters","year":2012,"dataSources":["XxiQtwZYfozhQmvGR"]}