@inproceedings{HWZ13,
 author={Heisswolf, Jan and Weichslgartner, Andreas and Zaib, Aurang and Konig, Ralf and Wild, Thomas and Herkersdorf, Andreas and Teich, J{\"urgen} and Becker, J{\"urgen}}, 
 booktitle=RAW, 
 title={Hardware Supported Adaptive Data Collection for Networks on Chip}, 
 year={2013}, 
publisher = {{IEEE}},
 month = may,
 pages={153-162}, 
 keywords={multiprocessing systems;network-on-chip;NoC utilization;communication overhead;distributed management;energy consumption;hardware supported adaptive data collection;large system;many-core architectures;mapping decision;meshed networks on chip;multiple applications;task synchronization;timing impact;Computer architecture;Data collection;Hardware;Ports (Computers);Routing;Software;System recovery;1000 cores;Adaptive data collection;Hamilton cycle;Networks on Chip;aggregation;region-based management}, 
 doi={10.1109/IPDPSW.2013.124},}

{"_id":"KM4SPs7tybySc3bPX","bibbaseid":"heisswolf-weichslgartner-zaib-konig-wild-herkersdorf-teich-becker-hardwaresupportedadaptivedatacollectionfornetworksonchip-2013","downloads":0,"creationDate":"2016-12-07T20:47:43.280Z","title":"Hardware Supported Adaptive Data Collection for Networks on Chip","author_short":["Heisswolf, J.","Weichslgartner, A.","Zaib, A.","Konig, R.","Wild, T.","Herkersdorf, A.","Teich, J.","Becker, J."],"year":2013,"bibtype":"inproceedings","biburl":"http://weichslgartner.github.io/bib/me.bib","bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"propositions":[],"lastnames":["Heisswolf"],"firstnames":["Jan"],"suffixes":[]},{"propositions":[],"lastnames":["Weichslgartner"],"firstnames":["Andreas"],"suffixes":[]},{"propositions":[],"lastnames":["Zaib"],"firstnames":["Aurang"],"suffixes":[]},{"propositions":[],"lastnames":["Konig"],"firstnames":["Ralf"],"suffixes":[]},{"propositions":[],"lastnames":["Wild"],"firstnames":["Thomas"],"suffixes":[]},{"propositions":[],"lastnames":["Herkersdorf"],"firstnames":["Andreas"],"suffixes":[]},{"propositions":[],"lastnames":["Teich"],"firstnames":["Jürgen"],"suffixes":[]},{"propositions":[],"lastnames":["Becker"],"firstnames":["Jürgen"],"suffixes":[]}],"booktitle":null,"title":"Hardware Supported Adaptive Data Collection for Networks on Chip","year":"2013","publisher":"IEEE","month":"May","pages":"153-162","keywords":"multiprocessing systems;network-on-chip;NoC utilization;communication overhead;distributed management;energy consumption;hardware supported adaptive data collection;large system;many-core architectures;mapping decision;meshed networks on chip;multiple applications;task synchronization;timing impact;Computer architecture;Data collection;Hardware;Ports (Computers);Routing;Software;System recovery;1000 cores;Adaptive data collection;Hamilton cycle;Networks on Chip;aggregation;region-based management","doi":"10.1109/IPDPSW.2013.124","bibtex":"@inproceedings{HWZ13,\n author={Heisswolf, Jan and Weichslgartner, Andreas and Zaib, Aurang and Konig, Ralf and Wild, Thomas and Herkersdorf, Andreas and Teich, J{\\\"urgen} and Becker, J{\\\"urgen}}, \n booktitle=RAW, \n title={Hardware Supported Adaptive Data Collection for Networks on Chip}, \n year={2013}, \npublisher = {{IEEE}},\n month = may,\n pages={153-162}, \n keywords={multiprocessing systems;network-on-chip;NoC utilization;communication overhead;distributed management;energy consumption;hardware supported adaptive data collection;large system;many-core architectures;mapping decision;meshed networks on chip;multiple applications;task synchronization;timing impact;Computer architecture;Data collection;Hardware;Ports (Computers);Routing;Software;System recovery;1000 cores;Adaptive data collection;Hamilton cycle;Networks on Chip;aggregation;region-based management}, \n doi={10.1109/IPDPSW.2013.124},}\n\n\n","author_short":["Heisswolf, J.","Weichslgartner, A.","Zaib, A.","Konig, R.","Wild, T.","Herkersdorf, A.","Teich, J.","Becker, J."],"key":"HWZ13","id":"HWZ13","bibbaseid":"heisswolf-weichslgartner-zaib-konig-wild-herkersdorf-teich-becker-hardwaresupportedadaptivedatacollectionfornetworksonchip-2013","role":"author","urls":{},"keyword":["multiprocessing systems;network-on-chip;NoC utilization;communication overhead;distributed management;energy consumption;hardware supported adaptive data collection;large system;many-core architectures;mapping decision;meshed networks on chip;multiple applications;task synchronization;timing impact;Computer architecture;Data collection;Hardware;Ports (Computers);Routing;Software;System recovery;1000 cores;Adaptive data collection;Hamilton cycle;Networks on Chip;aggregation;region-based management"],"downloads":0,"html":""},"search_terms":["hardware","supported","adaptive","data","collection","networks","chip","heisswolf","weichslgartner","zaib","konig","wild","herkersdorf","teich","becker"],"keywords":["multiprocessing systems;network-on-chip;noc utilization;communication overhead;distributed management;energy consumption;hardware supported adaptive data collection;large system;many-core architectures;mapping decision;meshed networks on chip;multiple applications;task synchronization;timing impact;computer architecture;data collection;hardware;ports (computers);routing;software;system recovery;1000 cores;adaptive data collection;hamilton cycle;networks on chip;aggregation;region-based management"],"authorIDs":[],"dataSources":["sEtEaiCFDT34g26kE"]}