@inproceedings{ dblp1954615,
  title = {Hybrid masking using intra-masking dual-rail memory on LUT for SCA-Resistant AES implementation on FPGA (abstract only)},
  author = {Anh-Tuan Hoang and Takeshi Fujino},
  author_short = {Hoang, A. and Fujino, T.},
  bibtype = {inproceedings},
  type = {inproceedings},
  year = {2013},
  key = {dblp1954615},
  id = {dblp1954615},
  biburl = {http://www.dblp.org/rec/bibtex/conf/fpga/HoangF13},
  url = {http://doi.acm.org/10.1145/2435264.2435315},
  conference = {FPGA},
  pages = {266-267},
  text = {FPGA 2013:266-267},
  booktitle = {Proceedings of Field Programmable Gate Arrays (FPGA)}
}

{"_id":"JW4uTtvxTbnrCa2E9","bibbaseid":"hoang-fujino-hybridmaskingusingintramaskingdualrailmemoryonlutforscaresistantaesimplementationonfpgaabstractonly-2013","downloads":0,"creationDate":"2015-06-12T22:13:33.224Z","title":"Hybrid masking using intra-masking dual-rail memory on LUT for SCA-Resistant AES implementation on FPGA (abstract only)","author_short":["Hoang, A.","Fujino, T."],"year":2013,"bibtype":"inproceedings","biburl":"http://www.dblp.org/rec/bibtex/conf/fpga/HoangF13","bibdata":{"title":"Hybrid masking using intra-masking dual-rail memory on LUT for SCA-Resistant AES implementation on FPGA (abstract only)","author":["Anh-Tuan Hoang","Takeshi Fujino"],"author_short":["Hoang, A.","Fujino, T."],"bibtype":"inproceedings","type":"inproceedings","year":"2013","key":"dblp1954615","id":"dblp1954615","biburl":"http://www.dblp.org/rec/bibtex/conf/fpga/HoangF13","url":"http://doi.acm.org/10.1145/2435264.2435315","conference":"FPGA","pages":"266-267","text":"FPGA 2013:266-267","booktitle":"Proceedings of Field Programmable Gate Arrays (FPGA)","bibtex":"@inproceedings{ dblp1954615,\n title = {Hybrid masking using intra-masking dual-rail memory on LUT for SCA-Resistant AES implementation on FPGA (abstract only)},\n author = {Anh-Tuan Hoang and Takeshi Fujino},\n author_short = {Hoang, A. and Fujino, T.},\n bibtype = {inproceedings},\n type = {inproceedings},\n year = {2013},\n key = {dblp1954615},\n id = {dblp1954615},\n biburl = {http://www.dblp.org/rec/bibtex/conf/fpga/HoangF13},\n url = {http://doi.acm.org/10.1145/2435264.2435315},\n conference = {FPGA},\n pages = {266-267},\n text = {FPGA 2013:266-267},\n booktitle = {Proceedings of Field Programmable Gate Arrays (FPGA)}\n}","bibbaseid":"hoang-fujino-hybridmaskingusingintramaskingdualrailmemoryonlutforscaresistantaesimplementationonfpgaabstractonly-2013","role":"author","urls":{"Paper":"http://doi.acm.org/10.1145/2435264.2435315"},"downloads":0},"search_terms":["hybrid","masking","using","intra","masking","dual","rail","memory","lut","sca","resistant","aes","implementation","fpga","abstract","hoang","fujino"],"keywords":[],"authorIDs":[],"dataSources":["9ZnQDyeGby5cHZrLy"]}