@article{hui2024memory,
  title={In-Memory Wallace Tree Multipliers Based on Majority Gates Within Voltage-Gated SOT-MRAM Crossbar Arrays},
  author={Hui, Yajuan and Li, Qingzhen and Wang, Leimin and Liu, Cheng and Zhang, Deming and Miao, Xiangshui},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  year={2024},
  publisher={IEEE}
}

{"_id":"DMrFQhC86efPawBka","bibbaseid":"hui-li-wang-liu-zhang-miao-inmemorywallacetreemultipliersbasedonmajoritygateswithinvoltagegatedsotmramcrossbararrays-2024","author_short":["Hui, Y.","Li, Q.","Wang, L.","Liu, C.","Zhang, D.","Miao, X."],"bibdata":{"bibtype":"article","type":"article","title":"In-Memory Wallace Tree Multipliers Based on Majority Gates Within Voltage-Gated SOT-MRAM Crossbar Arrays","author":[{"propositions":[],"lastnames":["Hui"],"firstnames":["Yajuan"],"suffixes":[]},{"propositions":[],"lastnames":["Li"],"firstnames":["Qingzhen"],"suffixes":[]},{"propositions":[],"lastnames":["Wang"],"firstnames":["Leimin"],"suffixes":[]},{"propositions":[],"lastnames":["Liu"],"firstnames":["Cheng"],"suffixes":[]},{"propositions":[],"lastnames":["Zhang"],"firstnames":["Deming"],"suffixes":[]},{"propositions":[],"lastnames":["Miao"],"firstnames":["Xiangshui"],"suffixes":[]}],"journal":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","year":"2024","publisher":"IEEE","bibtex":"@article{hui2024memory,\n title={In-Memory Wallace Tree Multipliers Based on Majority Gates Within Voltage-Gated SOT-MRAM Crossbar Arrays},\n author={Hui, Yajuan and Li, Qingzhen and Wang, Leimin and Liu, Cheng and Zhang, Deming and Miao, Xiangshui},\n journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},\n year={2024},\n publisher={IEEE}\n}\n\n","author_short":["Hui, Y.","Li, Q.","Wang, L.","Liu, C.","Zhang, D.","Miao, X."],"key":"hui2024memory","id":"hui2024memory","bibbaseid":"hui-li-wang-liu-zhang-miao-inmemorywallacetreemultipliersbasedonmajoritygateswithinvoltagegatedsotmramcrossbararrays-2024","role":"author","urls":{},"metadata":{"authorlinks":{}},"html":""},"bibtype":"article","biburl":"https://liu-cheng.github.io/files/publications.bib","dataSources":["hEcNNMajhyHfXwHRM"],"keywords":[],"search_terms":["memory","wallace","tree","multipliers","based","majority","gates","within","voltage","gated","sot","mram","crossbar","arrays","hui","li","wang","liu","zhang","miao"],"title":"In-Memory Wallace Tree Multipliers Based on Majority Gates Within Voltage-Gated SOT-MRAM Crossbar Arrays","year":2024}