@inproceedings{DBLP:conf/nanoarch/JabeurNOGJC10,
  author    = {Kotb Jabeur and
               David Navarro and
               Ian O'Connor and
               Pierre{-}Emmanuel Gaillardon and
               M. Haykel Ben Jamaa and
               Fabien Clermidy},
  title     = {Reducing transistor count in clocked standard cells with ambipolar
               double-gate FETs},
  booktitle = {2010 {IEEE/ACM} International Symposium on Nanoscale Architectures,
               {NANOARCH} 2010, Anaheim, CA, USA, June 17-18, 2010},
  pages     = {47--52},
  year      = {2010},
  crossref  = {DBLP:conf/nanoarch/2010},
  url       = {https://doi.org/10.1109/NANOARCH.2010.5510928},
  doi       = {10.1109/NANOARCH.2010.5510928},
  timestamp = {Wed, 16 Oct 2019 14:14:50 +0200},
  biburl    = {https://dblp.org/rec/bib/conf/nanoarch/JabeurNOGJC10},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"6jn9dceEXKxLG3XRd","bibbaseid":"jabeur-navarro-oconnor-gaillardon-jamaa-clermidy-reducingtransistorcountinclockedstandardcellswithambipolardoublegatefets-2010","authorIDs":[],"author_short":["Jabeur, K.","Navarro, D.","O'Connor, I.","Gaillardon, P.","Jamaa, M. H. B.","Clermidy, F."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Kotb"],"propositions":[],"lastnames":["Jabeur"],"suffixes":[]},{"firstnames":["David"],"propositions":[],"lastnames":["Navarro"],"suffixes":[]},{"firstnames":["Ian"],"propositions":[],"lastnames":["O'Connor"],"suffixes":[]},{"firstnames":["Pierre-Emmanuel"],"propositions":[],"lastnames":["Gaillardon"],"suffixes":[]},{"firstnames":["M.","Haykel","Ben"],"propositions":[],"lastnames":["Jamaa"],"suffixes":[]},{"firstnames":["Fabien"],"propositions":[],"lastnames":["Clermidy"],"suffixes":[]}],"title":"Reducing transistor count in clocked standard cells with ambipolar double-gate FETs","booktitle":"2010 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2010, Anaheim, CA, USA, June 17-18, 2010","pages":"47–52","year":"2010","crossref":"DBLP:conf/nanoarch/2010","url":"https://doi.org/10.1109/NANOARCH.2010.5510928","doi":"10.1109/NANOARCH.2010.5510928","timestamp":"Wed, 16 Oct 2019 14:14:50 +0200","biburl":"https://dblp.org/rec/bib/conf/nanoarch/JabeurNOGJC10","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/nanoarch/JabeurNOGJC10,\n author = {Kotb Jabeur and\n David Navarro and\n Ian O'Connor and\n Pierre{-}Emmanuel Gaillardon and\n M. Haykel Ben Jamaa and\n Fabien Clermidy},\n title = {Reducing transistor count in clocked standard cells with ambipolar\n double-gate FETs},\n booktitle = {2010 {IEEE/ACM} International Symposium on Nanoscale Architectures,\n {NANOARCH} 2010, Anaheim, CA, USA, June 17-18, 2010},\n pages = {47--52},\n year = {2010},\n crossref = {DBLP:conf/nanoarch/2010},\n url = {https://doi.org/10.1109/NANOARCH.2010.5510928},\n doi = {10.1109/NANOARCH.2010.5510928},\n timestamp = {Wed, 16 Oct 2019 14:14:50 +0200},\n biburl = {https://dblp.org/rec/bib/conf/nanoarch/JabeurNOGJC10},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Jabeur, K.","Navarro, D.","O'Connor, I.","Gaillardon, P.","Jamaa, M. H. B.","Clermidy, F."],"key":"DBLP:conf/nanoarch/JabeurNOGJC10","id":"DBLP:conf/nanoarch/JabeurNOGJC10","bibbaseid":"jabeur-navarro-oconnor-gaillardon-jamaa-clermidy-reducingtransistorcountinclockedstandardcellswithambipolardoublegatefets-2010","role":"author","urls":{"Paper":"https://doi.org/10.1109/NANOARCH.2010.5510928"},"downloads":0,"html":""},"bibtype":"inproceedings","biburl":"https://ycunxi.github.io/utah-csl/bibtex/all.bib","creationDate":"2019-11-14T21:28:28.418Z","downloads":0,"keywords":[],"search_terms":["reducing","transistor","count","clocked","standard","cells","ambipolar","double","gate","fets","jabeur","navarro","o'connor","gaillardon","jamaa","clermidy"],"title":"Reducing transistor count in clocked standard cells with ambipolar double-gate FETs","year":2010,"dataSources":["L6BLFSB28hKk5Nt67"]}