@inproceedings{conf/aspdac/JagannathanYKMMRRC05,
  added-at = {2025-01-19T00:00:00.000+0100},
  author = {Jagannathan, Ashok and Yang, Hannah Honghua and Konigsfeld, Kris and Milliron, Dan and Mohan, Mosur and Romesis, Michail and Reinman, Glenn and Cong, Jason},
  biburl = {https://www.bibsonomy.org/bibtex/256f3e7d76acd9a10113947fa4febace6/dblp},
  booktitle = {ASP-DAC},
  crossref = {conf/aspdac/2005},
  editor = {Tang, Tingao},
  ee = {https://www.wikidata.org/entity/Q130984372},
  interhash = {c9f92c6be4c6577721d57344f6ae9bd6},
  intrahash = {56f3e7d76acd9a10113947fa4febace6},
  isbn = {0-7803-8737-6},
  keywords = {dblp},
  pages = {8-15},
  publisher = {ACM Press},
  timestamp = {2025-01-27T10:08:03.000+0100},
  title = {Microarchitecture evaluation with floorplanning and interconnect pipelining.},
  url = {http://dblp.uni-trier.de/db/conf/aspdac/aspdac2005.html#JagannathanYKMMRRC05},
  year = 2005
}

{"_id":"i6rMGczdytSaZbEM8","bibbaseid":"jagannathan-yang-konigsfeld-milliron-mohan-romesis-reinman-cong-microarchitectureevaluationwithfloorplanningandinterconnectpipelining-2005","author_short":["Jagannathan, A.","Yang, H. H.","Konigsfeld, K.","Milliron, D.","Mohan, M.","Romesis, M.","Reinman, G.","Cong, J."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2025-01-19T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Jagannathan"],"firstnames":["Ashok"],"suffixes":[]},{"propositions":[],"lastnames":["Yang"],"firstnames":["Hannah","Honghua"],"suffixes":[]},{"propositions":[],"lastnames":["Konigsfeld"],"firstnames":["Kris"],"suffixes":[]},{"propositions":[],"lastnames":["Milliron"],"firstnames":["Dan"],"suffixes":[]},{"propositions":[],"lastnames":["Mohan"],"firstnames":["Mosur"],"suffixes":[]},{"propositions":[],"lastnames":["Romesis"],"firstnames":["Michail"],"suffixes":[]},{"propositions":[],"lastnames":["Reinman"],"firstnames":["Glenn"],"suffixes":[]},{"propositions":[],"lastnames":["Cong"],"firstnames":["Jason"],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/256f3e7d76acd9a10113947fa4febace6/dblp","booktitle":"ASP-DAC","crossref":"conf/aspdac/2005","editor":[{"propositions":[],"lastnames":["Tang"],"firstnames":["Tingao"],"suffixes":[]}],"ee":"https://www.wikidata.org/entity/Q130984372","interhash":"c9f92c6be4c6577721d57344f6ae9bd6","intrahash":"56f3e7d76acd9a10113947fa4febace6","isbn":"0-7803-8737-6","keywords":"dblp","pages":"8-15","publisher":"ACM Press","timestamp":"2025-01-27T10:08:03.000+0100","title":"Microarchitecture evaluation with floorplanning and interconnect pipelining.","url":"http://dblp.uni-trier.de/db/conf/aspdac/aspdac2005.html#JagannathanYKMMRRC05","year":"2005","bibtex":"@inproceedings{conf/aspdac/JagannathanYKMMRRC05,\n added-at = {2025-01-19T00:00:00.000+0100},\n author = {Jagannathan, Ashok and Yang, Hannah Honghua and Konigsfeld, Kris and Milliron, Dan and Mohan, Mosur and Romesis, Michail and Reinman, Glenn and Cong, Jason},\n biburl = {https://www.bibsonomy.org/bibtex/256f3e7d76acd9a10113947fa4febace6/dblp},\n booktitle = {ASP-DAC},\n crossref = {conf/aspdac/2005},\n editor = {Tang, Tingao},\n ee = {https://www.wikidata.org/entity/Q130984372},\n interhash = {c9f92c6be4c6577721d57344f6ae9bd6},\n intrahash = {56f3e7d76acd9a10113947fa4febace6},\n isbn = {0-7803-8737-6},\n keywords = {dblp},\n pages = {8-15},\n publisher = {ACM Press},\n timestamp = {2025-01-27T10:08:03.000+0100},\n title = {Microarchitecture evaluation with floorplanning and interconnect pipelining.},\n url = {http://dblp.uni-trier.de/db/conf/aspdac/aspdac2005.html#JagannathanYKMMRRC05},\n year = 2005\n}\n\n","author_short":["Jagannathan, A.","Yang, H. H.","Konigsfeld, K.","Milliron, D.","Mohan, M.","Romesis, M.","Reinman, G.","Cong, J."],"editor_short":["Tang, T."],"key":"conf/aspdac/JagannathanYKMMRRC05","id":"conf/aspdac/JagannathanYKMMRRC05","bibbaseid":"jagannathan-yang-konigsfeld-milliron-mohan-romesis-reinman-cong-microarchitectureevaluationwithfloorplanningandinterconnectpipelining-2005","role":"author","urls":{"Link":"https://www.wikidata.org/entity/Q130984372","Paper":"http://dblp.uni-trier.de/db/conf/aspdac/aspdac2005.html#JagannathanYKMMRRC05"},"keyword":["dblp"],"metadata":{"authorlinks":{}},"downloads":0,"html":""},"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/Jason?items=1000","dataSources":["miMWJWjn4sT6Q3GDs"],"keywords":["dblp"],"search_terms":["microarchitecture","evaluation","floorplanning","interconnect","pipelining","jagannathan","yang","konigsfeld","milliron","mohan","romesis","reinman","cong"],"title":"Microarchitecture evaluation with floorplanning and interconnect pipelining.","year":2005}