{"_id":"ofm8FQsghX7LHWS59","bibbaseid":"jain-laxmi-tripathi-gaur-bishnoi-performanceenhancedd2lbdrfor2dmeshnetworkonchip-2017","authorIDs":["28AQmWdz4TfnhaQ2u"],"author_short":["Jain, A.","Laxmi, V.","Tripathi, M.","Gaur, M. S.","Bishnoi, R."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Anugrah"],"propositions":[],"lastnames":["Jain"],"suffixes":[]},{"firstnames":["Vijay"],"propositions":[],"lastnames":["Laxmi"],"suffixes":[]},{"firstnames":["Meenakshi"],"propositions":[],"lastnames":["Tripathi"],"suffixes":[]},{"firstnames":["Manoj","Singh"],"propositions":[],"lastnames":["Gaur"],"suffixes":[]},{"firstnames":["Rimpy"],"propositions":[],"lastnames":["Bishnoi"],"suffixes":[]}],"title":"Performance-Enhanced d^2 -LBDR for 2D Mesh Network-on-Chip","booktitle":"VLSI Design and Test - 21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017, Revised Selected Papers","pages":"313–323","year":"2017","crossref":"DBLP:conf/vdat/2017","url":"https://doi.org/10.1007/978-981-10-7470-7\\_31","doi":"10.1007/978-981-10-7470-7_31","timestamp":"Sat, 09 Apr 2022 01:00:00 +0200","biburl":"https://dblp.org/rec/conf/vdat/JainLTGB17.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/vdat/JainLTGB17,\n author = {Anugrah Jain and\n Vijay Laxmi and\n Meenakshi Tripathi and\n Manoj Singh Gaur and\n Rimpy Bishnoi},\n title = {Performance-Enhanced d{\\^{}}2 -LBDR for 2D Mesh Network-on-Chip},\n booktitle = {{VLSI} Design and Test - 21st International Symposium, {VDAT} 2017,\n Roorkee, India, June 29 - July 2, 2017, Revised Selected Papers},\n pages = {313--323},\n year = {2017},\n crossref = {DBLP:conf/vdat/2017},\n url = {https://doi.org/10.1007/978-981-10-7470-7\\_31},\n doi = {10.1007/978-981-10-7470-7\\_31},\n timestamp = {Sat, 09 Apr 2022 01:00:00 +0200},\n biburl = {https://dblp.org/rec/conf/vdat/JainLTGB17.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Jain, A.","Laxmi, V.","Tripathi, M.","Gaur, M. S.","Bishnoi, R."],"key":"DBLP:conf/vdat/JainLTGB17","id":"DBLP:conf/vdat/JainLTGB17","bibbaseid":"jain-laxmi-tripathi-gaur-bishnoi-performanceenhancedd2lbdrfor2dmeshnetworkonchip-2017","role":"author","urls":{"Paper":"https://doi.org/10.1007/978-981-10-7470-7\\_31"},"metadata":{"authorlinks":{"gaur, m":"https://bibbase.org/dblp/Gaur:Manoj_Singh"}},"downloads":1},"bibtype":"inproceedings","biburl":"http://dblp.org/pers/tb2/g/Gaur:Manoj_Singh","creationDate":"2020-12-14T07:05:10.477Z","downloads":1,"keywords":[],"search_terms":["performance","enhanced","lbdr","mesh","network","chip","jain","laxmi","tripathi","gaur","bishnoi"],"title":"Performance-Enhanced d^2 -LBDR for 2D Mesh Network-on-Chip","year":2017,"dataSources":["dvnZAb5DbKvsvGk9M","cXmBHMxXA7EJ6F5qG"]}