Evaluating and Optimizing OpenCL Base64 Data Unpacking Kernel with FPGA. Jin, Z., Johnson, I., & Finkel, H. In Merelli, I., Liò, P., & Kotenko, I. V., editors, PDP, pages 273-277, 2018. IEEE Computer Society.
Link
Paper bibtex @inproceedings{conf/pdp/JinJF18,
added-at = {2018-07-03T00:00:00.000+0200},
author = {Jin, Zheming and Johnson, Iris and Finkel, Hal},
biburl = {https://www.bibsonomy.org/bibtex/2a868f3ed36aa49b407337c32010e1ff5/dblp},
booktitle = {PDP},
crossref = {conf/pdp/2018},
editor = {Merelli, Ivan and Liò, Pietro and Kotenko, Igor V.},
ee = {http://doi.ieeecomputersociety.org/10.1109/PDP2018.2018.00046},
interhash = {f1e71f5c7149e4fce7731fd6a0da6753},
intrahash = {a868f3ed36aa49b407337c32010e1ff5},
isbn = {978-1-5386-4975-6},
keywords = {dblp},
pages = {273-277},
publisher = {IEEE Computer Society},
timestamp = {2019-10-17T13:18:21.000+0200},
title = {Evaluating and Optimizing OpenCL Base64 Data Unpacking Kernel with FPGA.},
url = {http://dblp.uni-trier.de/db/conf/pdp/pdp2018.html#JinJF18},
year = 2018
}
Downloads: 0
{"_id":"ziEJ82DeQx4Pjq4oH","bibbaseid":"jin-johnson-finkel-evaluatingandoptimizingopenclbase64dataunpackingkernelwithfpga-2018","author_short":["Jin, Z.","Johnson, I.","Finkel, H."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2018-07-03T00:00:00.000+0200","author":[{"propositions":[],"lastnames":["Jin"],"firstnames":["Zheming"],"suffixes":[]},{"propositions":[],"lastnames":["Johnson"],"firstnames":["Iris"],"suffixes":[]},{"propositions":[],"lastnames":["Finkel"],"firstnames":["Hal"],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/2a868f3ed36aa49b407337c32010e1ff5/dblp","booktitle":"PDP","crossref":"conf/pdp/2018","editor":[{"propositions":[],"lastnames":["Merelli"],"firstnames":["Ivan"],"suffixes":[]},{"propositions":[],"lastnames":["Liò"],"firstnames":["Pietro"],"suffixes":[]},{"propositions":[],"lastnames":["Kotenko"],"firstnames":["Igor","V."],"suffixes":[]}],"ee":"http://doi.ieeecomputersociety.org/10.1109/PDP2018.2018.00046","interhash":"f1e71f5c7149e4fce7731fd6a0da6753","intrahash":"a868f3ed36aa49b407337c32010e1ff5","isbn":"978-1-5386-4975-6","keywords":"dblp","pages":"273-277","publisher":"IEEE Computer Society","timestamp":"2019-10-17T13:18:21.000+0200","title":"Evaluating and Optimizing OpenCL Base64 Data Unpacking Kernel with FPGA.","url":"http://dblp.uni-trier.de/db/conf/pdp/pdp2018.html#JinJF18","year":"2018","bibtex":"@inproceedings{conf/pdp/JinJF18,\n added-at = {2018-07-03T00:00:00.000+0200},\n author = {Jin, Zheming and Johnson, Iris and Finkel, Hal},\n biburl = {https://www.bibsonomy.org/bibtex/2a868f3ed36aa49b407337c32010e1ff5/dblp},\n booktitle = {PDP},\n crossref = {conf/pdp/2018},\n editor = {Merelli, Ivan and Liò, Pietro and Kotenko, Igor V.},\n ee = {http://doi.ieeecomputersociety.org/10.1109/PDP2018.2018.00046},\n interhash = {f1e71f5c7149e4fce7731fd6a0da6753},\n intrahash = {a868f3ed36aa49b407337c32010e1ff5},\n isbn = {978-1-5386-4975-6},\n keywords = {dblp},\n pages = {273-277},\n publisher = {IEEE Computer Society},\n timestamp = {2019-10-17T13:18:21.000+0200},\n title = {Evaluating and Optimizing OpenCL Base64 Data Unpacking Kernel with FPGA.},\n url = {http://dblp.uni-trier.de/db/conf/pdp/pdp2018.html#JinJF18},\n year = 2018\n}\n\n","author_short":["Jin, Z.","Johnson, I.","Finkel, H."],"editor_short":["Merelli, I.","Liò, P.","Kotenko, I. V."],"key":"conf/pdp/JinJF18","id":"conf/pdp/JinJF18","bibbaseid":"jin-johnson-finkel-evaluatingandoptimizingopenclbase64dataunpackingkernelwithfpga-2018","role":"author","urls":{"Link":"http://doi.ieeecomputersociety.org/10.1109/PDP2018.2018.00046","Paper":"http://dblp.uni-trier.de/db/conf/pdp/pdp2018.html#JinJF18"},"keyword":["dblp"],"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/Hal?items=1000","dataSources":["Jy4SyfFmJfDm4DM2r"],"keywords":["dblp"],"search_terms":["evaluating","optimizing","opencl","base64","data","unpacking","kernel","fpga","jin","johnson","finkel"],"title":"Evaluating and Optimizing OpenCL Base64 Data Unpacking Kernel with FPGA.","year":2018}