Network on Chip for Parallel DSP Architectures. Jing, Y., Fan, X., Gao, D., & Hu, J. In Yang, L. T., Zhou, X., Zhao, W., Wu, Z., Zhu, Y., & Lin, M., editors, Embedded Software and Systems, of Lecture Notes in Computer Science, pages 265–274, Berlin, Heidelberg, 2005. Springer. doi bibtex
Downloads: 0
{"_id":"jH87CmriSbE3eAWpz","bibbaseid":"jing-fan-gao-hu-networkonchipforparalleldsparchitectures-2005","author_short":["Jing, Y.","Fan, X.","Gao, D.","Hu, J."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","address":"Berlin, Heidelberg","series":"Lecture Notes in Computer Science","title":"Network on Chip for Parallel DSP Architectures","isbn":"978-3-540-32297-9","doi":"10.1007/11599555_27","language":"en","booktitle":"Embedded Software and Systems","publisher":"Springer","author":[{"propositions":[],"lastnames":["Jing"],"firstnames":["Yuanli"],"suffixes":[]},{"propositions":[],"lastnames":["Fan"],"firstnames":["Xiaoya"],"suffixes":[]},{"propositions":[],"lastnames":["Gao"],"firstnames":["Deyuan"],"suffixes":[]},{"propositions":[],"lastnames":["Hu"],"firstnames":["Jian"],"suffixes":[]}],"editor":[{"propositions":[],"lastnames":["Yang"],"firstnames":["Laurence","T."],"suffixes":[]},{"propositions":[],"lastnames":["Zhou"],"firstnames":["Xingshe"],"suffixes":[]},{"propositions":[],"lastnames":["Zhao"],"firstnames":["Wei"],"suffixes":[]},{"propositions":[],"lastnames":["Wu"],"firstnames":["Zhaohui"],"suffixes":[]},{"propositions":[],"lastnames":["Zhu"],"firstnames":["Yian"],"suffixes":[]},{"propositions":[],"lastnames":["Lin"],"firstnames":["Man"],"suffixes":[]}],"year":"2005","keywords":"Channel Utilization, Local Port, Local Router, Packet Average Delay, Virtual Channel","pages":"265–274","author_short":["Jing, Y.","Fan, X.","Gao, D.","Hu, J."],"editor_short":["Yang, L. T.","Zhou, X.","Zhao, W.","Wu, Z.","Zhu, Y.","Lin, M."],"key":"jing_network_2005","id":"jing_network_2005","bibbaseid":"jing-fan-gao-hu-networkonchipforparalleldsparchitectures-2005","role":"author","urls":{},"keyword":["Channel Utilization","Local Port","Local Router","Packet Average Delay","Virtual Channel"],"metadata":{"authorlinks":{}},"html":""},"bibtype":"inproceedings","biburl":"https://bibbase.org/zotero/guptasonal","dataSources":["oirhNxAwKSWu4c3pk"],"keywords":["channel utilization","local port","local router","packet average delay","virtual channel"],"search_terms":["network","chip","parallel","dsp","architectures","jing","fan","gao","hu"],"title":"Network on Chip for Parallel DSP Architectures","year":2005}