@article{DBLP:journals/tcad/JuSLZXHJ18,
  author       = {Lei Ju and
                  Xiaojin Sui and
                  Shiqing Li and
                  Mengying Zhao and
                  Chun Jason Xue and
                  Jingtong Hu and
                  Zhiping Jia},
  title        = {NVM-Based {FPGA} Block {RAM} With Adaptive {SLC-MLC} Conversion},
  journal      = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},
  volume       = {37},
  number       = {11},
  pages        = {2661--2672},
  year         = {2018},
  url          = {https://doi.org/10.1109/TCAD.2018.2857261},
  doi          = {10.1109/TCAD.2018.2857261},
  timestamp    = {Sun, 19 Jan 2025 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/tcad/JuSLZXHJ18.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"tpqjJYun9RZL8wbAd","bibbaseid":"ju-sui-li-zhao-xue-hu-jia-nvmbasedfpgablockramwithadaptiveslcmlcconversion-2018","author_short":["Ju, L.","Sui, X.","Li, S.","Zhao, M.","Xue, C. J.","Hu, J.","Jia, Z."],"bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Lei"],"propositions":[],"lastnames":["Ju"],"suffixes":[]},{"firstnames":["Xiaojin"],"propositions":[],"lastnames":["Sui"],"suffixes":[]},{"firstnames":["Shiqing"],"propositions":[],"lastnames":["Li"],"suffixes":[]},{"firstnames":["Mengying"],"propositions":[],"lastnames":["Zhao"],"suffixes":[]},{"firstnames":["Chun","Jason"],"propositions":[],"lastnames":["Xue"],"suffixes":[]},{"firstnames":["Jingtong"],"propositions":[],"lastnames":["Hu"],"suffixes":[]},{"firstnames":["Zhiping"],"propositions":[],"lastnames":["Jia"],"suffixes":[]}],"title":"NVM-Based FPGA Block RAM With Adaptive SLC-MLC Conversion","journal":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.","volume":"37","number":"11","pages":"2661–2672","year":"2018","url":"https://doi.org/10.1109/TCAD.2018.2857261","doi":"10.1109/TCAD.2018.2857261","timestamp":"Sun, 19 Jan 2025 00:00:00 +0100","biburl":"https://dblp.org/rec/journals/tcad/JuSLZXHJ18.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@article{DBLP:journals/tcad/JuSLZXHJ18,\n author = {Lei Ju and\n Xiaojin Sui and\n Shiqing Li and\n Mengying Zhao and\n Chun Jason Xue and\n Jingtong Hu and\n Zhiping Jia},\n title = {NVM-Based {FPGA} Block {RAM} With Adaptive {SLC-MLC} Conversion},\n journal = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},\n volume = {37},\n number = {11},\n pages = {2661--2672},\n year = {2018},\n url = {https://doi.org/10.1109/TCAD.2018.2857261},\n doi = {10.1109/TCAD.2018.2857261},\n timestamp = {Sun, 19 Jan 2025 00:00:00 +0100},\n biburl = {https://dblp.org/rec/journals/tcad/JuSLZXHJ18.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Ju, L.","Sui, X.","Li, S.","Zhao, M.","Xue, C. J.","Hu, J.","Jia, Z."],"key":"DBLP:journals/tcad/JuSLZXHJ18","id":"DBLP:journals/tcad/JuSLZXHJ18","bibbaseid":"ju-sui-li-zhao-xue-hu-jia-nvmbasedfpgablockramwithadaptiveslcmlcconversion-2018","role":"author","urls":{"paper":"https://doi.org/10.1109/TCAD.2018.2857261"},"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"https://dblp.org/pid/x/ChunJasonXue.bib","dataSources":["Zmgr4hiaLbNyiBeRm","miMWJWjn4sT6Q3GDs"],"keywords":[],"search_terms":["nvm","based","fpga","block","ram","adaptive","slc","mlc","conversion","ju","sui","li","zhao","xue","hu","jia"],"title":"NVM-Based FPGA Block RAM With Adaptive SLC-MLC Conversion","year":2018}