@ARTICLE{Juracy-tvlsi2018, 
author={L. R. Juracy and M. T. Moreira and F. A. Kuentzer and A. de Morais Amory}, 
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={A DfT Insertion Methodology to Scannable Q-Flop Elements}, 
  year={2018}, 
  volume={26},
  number={8},
  pages={1609-1612}, 
  abstract={The Q-Flop is an alternative memory element for designs that are prone to metastability. It has been substantially explored by past research work, specially in synchronization schemes. However, there is very limited support to test insertion on these critical components. This brief presents a testable Q-flop cell and a methodology to integrate it to standard synthesis and DfT flows, allowing automated scan insertion using conventional sequential cells and commercial design automation solutions. Experimental results explore the tradeoffs of the proposed cell in terms of silicon area, energy, and power when compared to the original Q-flop.}, 
  keywords  = {async, testing},
  doi={10.1109/TVLSI.2018.2821134}, 
  ISSN={1063-8210}, 
  month={Aug}
}

{"_id":"RkjrFEhdTQG97kANF","bibbaseid":"juracy-moreira-kuentzer-demoraisamory-adftinsertionmethodologytoscannableqflopelements-2018","downloads":0,"creationDate":"2018-03-28T01:22:02.874Z","title":"A DfT Insertion Methodology to Scannable Q-Flop Elements","author_short":["Juracy, L. R.","Moreira, M. T.","Kuentzer, F. A.","de Morais Amory, A."],"year":2018,"bibtype":"article","biburl":"http://amamory.github.io/research/Amory-Alexandre.bib","bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["L.","R."],"propositions":[],"lastnames":["Juracy"],"suffixes":[]},{"firstnames":["M.","T."],"propositions":[],"lastnames":["Moreira"],"suffixes":[]},{"firstnames":["F.","A."],"propositions":[],"lastnames":["Kuentzer"],"suffixes":[]},{"firstnames":["A."],"propositions":["de"],"lastnames":["Morais","Amory"],"suffixes":[]}],"journal":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","title":"A DfT Insertion Methodology to Scannable Q-Flop Elements","year":"2018","volume":"26","number":"8","pages":"1609-1612","abstract":"The Q-Flop is an alternative memory element for designs that are prone to metastability. It has been substantially explored by past research work, specially in synchronization schemes. However, there is very limited support to test insertion on these critical components. This brief presents a testable Q-flop cell and a methodology to integrate it to standard synthesis and DfT flows, allowing automated scan insertion using conventional sequential cells and commercial design automation solutions. Experimental results explore the tradeoffs of the proposed cell in terms of silicon area, energy, and power when compared to the original Q-flop.","keywords":"async, testing","doi":"10.1109/TVLSI.2018.2821134","issn":"1063-8210","month":"Aug","bibtex":"@ARTICLE{Juracy-tvlsi2018, \nauthor={L. R. Juracy and M. T. Moreira and F. A. Kuentzer and A. de Morais Amory}, \n journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, \n title={A DfT Insertion Methodology to Scannable Q-Flop Elements}, \n year={2018}, \n volume={26},\n number={8},\n pages={1609-1612}, \n abstract={The Q-Flop is an alternative memory element for designs that are prone to metastability. It has been substantially explored by past research work, specially in synchronization schemes. However, there is very limited support to test insertion on these critical components. This brief presents a testable Q-flop cell and a methodology to integrate it to standard synthesis and DfT flows, allowing automated scan insertion using conventional sequential cells and commercial design automation solutions. Experimental results explore the tradeoffs of the proposed cell in terms of silicon area, energy, and power when compared to the original Q-flop.}, \n keywords = {async, testing},\n doi={10.1109/TVLSI.2018.2821134}, \n ISSN={1063-8210}, \n month={Aug}\n}\n\n","author_short":["Juracy, L. R.","Moreira, M. T.","Kuentzer, F. A.","de Morais Amory, A."],"key":"Juracy-tvlsi2018","id":"Juracy-tvlsi2018","bibbaseid":"juracy-moreira-kuentzer-demoraisamory-adftinsertionmethodologytoscannableqflopelements-2018","role":"author","urls":{},"keyword":["async","testing"],"downloads":0,"html":""},"search_terms":["dft","insertion","methodology","scannable","flop","elements","juracy","moreira","kuentzer","de morais amory"],"keywords":["asynchronous circuits;flip-flops;integrated circuit design;sequential circuits;silicon;timing circuits;lssd scan cell;muxed-d;pvt variation;asynchronous circuit;cell-based synchronous design;clock skew;global timing boundary;high-performance design;jitter;latches;level sensitivity scan-based design;optimized design;propagation delay;sequential component;silicon area;technology node;timing analysis;timing resilient circuit;type d flip-flop cell;computer architecture;inverters;latches;microprocessors;propagation delay;timing;transistors;latch-based design;vlsi testing;level sensitive scan-based design (lssd);scan cell","async","testing"],"authorIDs":["57c091645abfdd4d54000320"],"dataSources":["iPiqqxPye3Nc7QBGs"]}